Distributed smart camera network for safety and security by Fox, Nathan et al.
Santa Clara University
Scholar Commons
Interdisciplinary Design Senior Theses Engineering Senior Theses
6-6-2014










Follow this and additional works at: http://scholarcommons.scu.edu/idp_senior
Part of the Computer Engineering Commons, and the Electrical and Computer Engineering
Commons
This Thesis is brought to you for free and open access by the Engineering Senior Theses at Scholar Commons. It has been accepted for inclusion in
Interdisciplinary Design Senior Theses by an authorized administrator of Scholar Commons. For more information, please contact rscroggin@scu.edu.
Recommended Citation
Fox, Nathan; Kelley, Matthew; Rapa, Christopher; and Yarp, Christopher, "Distributed smart camera network for safety and security"
(2014). Interdisciplinary Design Senior Theses. Paper 6.

SANTA CLARA UNIVERSITY
DEPARTMENT OF COMPUTER ENGINEERING
DEPARTMENT OF ELECTRICAL ENGINEERING
Date: June 6, 2014






Distributed Smart Camera Network for Safety and Security
BE ACCEPTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREES OF
BACHELOR OF SCIENCE IN COMPUTER SCIENCE & ENGINEERING











Submitted in partial fulﬁllment of the requirements
for the degrees of
Bachelor of Science in Computer Science & Engineering










Department of Computer Engineering




Current CCTV surveillance solutions are generally retrospective tools. Because real time use of CCTV
requires human monitors to view a potentially exorbitant number of video feeds, CCTV is usually only useful
after an incident has occurred. However, new technologies are making it possible for machines to perform
some tasks that previously required a human monitor. The proposed project seeks to augment existing CCTV
systems with behavioral analytics. The system uses a series of cameras, FPGAs, and computers to track
object movement throughout a facility. This information is used to build a model of normal movement.
Object movements are compared against this model and any ones that diverge from the model are ﬂagged for
review by security personnel.
Table of Contents
Table of Contents iv
List of Figures viii
List of Tables ix
1 Introduction 1
1.1 Background and Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Project Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.3 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
1.4 Signiﬁcance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2 System Overview 4
2.1 High Level Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2.1.1 Dataﬂow Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2.2 System Component Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.2.1 IP Camera . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.2.2 FPGA Back-end . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.2.3 Identity Engine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2.4 Database . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2.5 Behavioral Analysis Engine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2.6 User Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.3 Scope and Current Progress . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.3.1 System Progress . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.3.2 FPGA Progress . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.3.3 Identity Engine Progress . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.3.4 Database and Behavioral Analysis Engine Progress . . . . . . . . . . . . . . . . . . 9
2.3.5 User Interface Progress . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.3.6 Expected Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3 Real World Constraints 11
3.1 Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.2 Network . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
3.3 FPGA Capacity and Speed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.4 Database Connections and Storage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.5 Behavioral Analysis Engine Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.6 User Interface Scalability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.7 Target Identiﬁcation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4 Development Bill of Materials (BOM) & Budget 16
4.1 Real World Cost Estimates and BOM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
iv
5 FPGA Back-end Design and Implementation 20
5.1 Purpose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
5.2 Scoping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
5.2.1 FPGA Paradigm Shifts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
5.2.2 Current Progress . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
5.3 Development Platform Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
5.3.1 Hardware Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
5.3.2 Software Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
5.3.3 Embedded Software . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
5.4 FPGA Back-end Design - Data Flow Perspective . . . . . . . . . . . . . . . . . . . . . . . 24
5.5 FPGA Back-end Design - Software Perspective . . . . . . . . . . . . . . . . . . . . . . . . 25
5.6 FPGA Back-end Design - Hardware Perspective . . . . . . . . . . . . . . . . . . . . . . . . 25
5.7 Video Format Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
5.8 Object Detection - Contour Forming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
5.8.1 General Method . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
5.8.2 Contour Lines vs. Edges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
5.9 Marching Squares . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
5.10 Marching Squares Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
5.11 Object Detection Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
5.12 FPGA Back-end Dataﬂow Proof of Concept . . . . . . . . . . . . . . . . . . . . . . . . . . 40
6 Identity Engine Design and Implementation 43
6.1 Software Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
6.2 Canny Edge Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
6.3 Facial Recognition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
6.4 Testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
7 Database 48
7.1 Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
7.2 Schema . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
7.2.1 Schema Modiﬁcations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
8 Behavioral Analysis Engine Design and Implementation 51
8.1 Weighted Graph Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
8.2 Frame Duration Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
8.2.1 Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
8.2.2 Implementation Complications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
8.2.3 Constraints and Assumptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
8.3 Exit and Entry Type Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
9 The User Interface 57
9.1 Mock-up Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
9.2 Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
9.2.1 Functional Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
9.2.2 Non-Functional Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
9.3 Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
9.4 Technologies Used . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
9.5 Risk Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
10 Test Plan 64
10.1 Unit Tests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
10.2 Integration Tests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
10.3 Test Media . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
10.3.1 System Testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
10.4 Test Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
v
11 Ethics 66
11.1 Societal Implications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
11.2 Project Development . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
11.3 Team and Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
11.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
12 Environmental Impact and Sustainability 69
12.1 Environmental Impact . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
12.1.1 Semiconductor (ICs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
12.1.2 Copper . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
12.1.3 Reducing Embodied Energy and Greenhouse Gas Emissions . . . . . . . . . . . . . 69
12.2 Sustainability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
12.3 Frugal Engineering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
13 Aesthetics 73
13.1 Aesthetic Considerations for Productization of Project . . . . . . . . . . . . . . . . . . . . . 73
13.1.1 Graphical User Interface (GUI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74




16.1 FPGA Speciﬁcations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
16.2 Object Detection - Matlab Simulation Code . . . . . . . . . . . . . . . . . . . . . . . . . . 83
16.3 FPGA Demo - Hardware Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
16.3.1 Directory Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
16.3.2 Qsys System - GUI View (orion system.qsys) . . . . . . . . . . . . . . . . . . . . . 88
16.3.3 Qsys System - Code View (orion system.qsys) . . . . . . . . . . . . . . . . . . . . 90
16.3.4 Top Level Verilog (orion top.v) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
16.3.5 Timing Constraint File (timing.base.sdc) . . . . . . . . . . . . . . . . . . . . . . . 129
16.3.6 Quartus II Project File (orion system.qpf) . . . . . . . . . . . . . . . . . . . . . . . 132
16.3.7 Quartus II Settings File (orion system.qsf) . . . . . . . . . . . . . . . . . . . . . . . 132
16.3.8 Demo IP Top Verilog File (test ip top.v) . . . . . . . . . . . . . . . . . . . . . . . . 159
16.3.9 Demo IP Top Verilog File (test ip.v) . . . . . . . . . . . . . . . . . . . . . . . . . . 166
16.3.10 Demo IP hw.tcl File (IPTest hw.tcl) . . . . . . . . . . . . . . . . . . . . . . . . . . 171
16.3.11 Avalon-MM Custom Master - Altera Template (custom master.v) . . . . . . . . . . 178
16.3.12 Avalon-MM Burst Read Master - Altera Template (burst read master.v) . . . . . . . 181
16.3.13 Avalon-MMLatency Aware ReadMaster - Altera Template (latency aware read master.v)185
16.3.14 Avalon-MM Write Master - Altera Template (write master.v) . . . . . . . . . . . . . 189
16.3.15 Avalon-MM Burst Write Master (burst write master.v) . . . . . . . . . . . . . . . . 192
16.3.16 Avalon-MM Interrupt Logic - Altera Template (interrupt logic.v) . . . . . . . . . . 197
16.3.17 Avalon-MM Slave Template - Altera Template (slave template.v) . . . . . . . . . . 199
16.3.18 Avalon-MM Slave Template Macros - Altera Template (slave template macros.h) . . 212
16.4 FPGA Demo - Software Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214
16.4.1 Partial Directory Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214
16.4.2 Senior Design Test BitBake Recipe (smart-cam-iptest 1.0.bb) . . . . . . . . . . . . 215
16.4.3 Senior Design Test Application Source (test.c) . . . . . . . . . . . . . . . . . . . . 215
16.4.4 Senior Design Layer Conﬁguration File (layer.conf) . . . . . . . . . . . . . . . . . 219
16.4.5 Modiﬁed bblayers File (bblayers.conf) . . . . . . . . . . . . . . . . . . . . . . . . . 219
16.4.6 Modiﬁed Image File (altera-gsrd-image.bb) . . . . . . . . . . . . . . . . . . . . . . 219
16.4.7 Modiﬁed Device Tree File (socfpga.dts) . . . . . . . . . . . . . . . . . . . . . . . . 220
16.4.8 SD Card Flash Script (make-sd.sh) . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
16.5 Database - SQL Table Creation Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
vi
16.6 Behavioral Analysis Engine - Primary File . . . . . . . . . . . . . . . . . . . . . . . . . . . 229
16.7 Behavioral Analysis Engine - Database Conﬁguration File . . . . . . . . . . . . . . . . . . 231
16.8 User Interface - Primary Form . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 249
16.9 User Interface - Primary Form Designer File . . . . . . . . . . . . . . . . . . . . . . . . . . 255
16.10User Interface - Add Stream Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 261
16.11User Interface - Add Stream Interface Designer File . . . . . . . . . . . . . . . . . . . . . . 262
16.12User Interface - Event Object Class . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 266
16.13User Interface - RSTPStream Class . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 267
16.14User Interface - Database Conﬁguration File . . . . . . . . . . . . . . . . . . . . . . . . . . 268
16.15Identity Engine - Matlab Demo Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 292
17 Appendix - FPGA Lab Notebook 296
vii
List of Figures
2.1 High Level System Architecture and Data Flow Diagram . . . . . . . . . . . . . . . . . . . 5
5.1 Example Target . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
5.2 Cyclone V SoC Development Kit - Image Courtesy Altera Corporation [1] . . . . . . . . . . 23
5.3 FPGA Back-end Data Flow Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
5.4 FPGA Back-end Software Data Flow Diagram . . . . . . . . . . . . . . . . . . . . . . . . . 25
5.5 FPGA Back-end Hardware Architecture, Adapted from Altera Reference Design Diagram [2] 27
5.6 Marching Square Look Up Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
5.7 Original Image . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
5.8 Image After Comparison to Threshold 0x45 . . . . . . . . . . . . . . . . . . . . . . . . . . 33
5.9 Image After Evaluating 2x2 Pixel Blocks for Contour Segments . . . . . . . . . . . . . . . 34
5.10 Layout Processing Units and Connections Between Them . . . . . . . . . . . . . . . . . . . 37
5.11 Processing Units After Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.12 Processing Units During Step 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.13 Processing Units After Final Step . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
5.14 Simulation of Contour Based Object Detection . . . . . . . . . . . . . . . . . . . . . . . . 40
5.15 Simulation of Contour Based Object Detection - Zoomed . . . . . . . . . . . . . . . . . . . 41
6.1 Sample Image as Received From FPGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
6.2 Image After Canny Edge Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
6.3 Illustration of Outer Maxima and Ratio of Radii (Highlighted in Purple) . . . . . . . . . . . 45
6.4 Bounding Circles Highlighted in Orange . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
7.1 Original Draft of the Database Schema . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
7.2 Final Schema Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
8.1 Sample of a Directed Weighted Graph . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
8.2 Sample of a Normal Distribution (Image Courtesy of Mathisfun.com [3]) . . . . . . . . . . 54
9.1 Sample Layout of the User Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
9.2 Recent Layout of the User Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
9.3 User Interface Implementation Risks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
13.1 User Interface Concept . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
16.1 Qsys Design - GUI View (orion system.qsys) . . . . . . . . . . . . . . . . . . . . . . . . . 89
viii
List of Tables
4.1 Development BOM - For Development Setup + Development Tools . . . . . . . . . . . . . 18
4.2 FPGA Estimated BOM - Based Largely on Cyclone V SoC Dev Kit Part List [4] . . . . . . 19
4.3 Server Estimated BOM - Based on Online Quote from Colfax International [5] . . . . . . . 19
5.1 Video Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
16.1 FPGA (5CSXFC6D6F31C8NES) Overview [6] . . . . . . . . . . . . . . . . . . . . . . . . 82




1.1 Background and Motivation
Many companies and organizations employ Closed Circuit Television (CCTV) systems for security and safety
reasons. The current CCTV technology is largely passive and is mostly used for reviewing a course of events
after an incident has occurred. Organizations that wish to react in real time to developing situations are
limited by the passive nature of CCTV. Time sensitive events such as medical emergencies and security
breaches rely on surveillance staﬀ to manually view the video feeds and look for potential problems. In many
installations of these systems, the number of cameras can easily outnumber attentive monitoring personnel.
This often lead to situations where is incidents go unnoticed by staﬀ, further cementing CCTV systems
as primarily retrospective tools. However, recent advancements in high density re-conﬁgurable hardware
(FPGAs), parallel processing systems (GPUs), software, and other current ﬁelds of research have made it
possible to develop automated and distributed systems that can operate without the need for constant human
monitoring. This presents an opportunity to develop new systems that leverage the power of these new
technologies to address the shortcomings of existing CCTV systems.
1.2 Project Overview
The proposed project is based around ﬁxing the shortcomings of the currently used security systems by
augmenting them with behavioral model processing. This “smart” surveillance system builds on the existing
CCTV systems by attaching small processing modules to each camera. These processing modules monitor
the video feeds, identifying objects and movement. Information about the movement of objects within the
frame of view for a camera and information about the movement between cameras is collected and used
to create a behavioral model. This information is accumulated over time and is formed into a deﬁnition of
normal behavior. After this deﬁnition is created the real time object movements are compared against the
normal behavioral and checked for abnormal behavior. If the system detects an anomaly, a notiﬁcation is sent
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to security informing them of the situation. The system is not meant to replace security staﬀ but to provide
them with a unique tool that can help direct their attention and increase safety and security in real time.
1.3 Motivation
The project was originaly intended to provide real time behavioral analysis to enhance crime prevention and
security. However two incidents that took place during the implementation of this project have helped to
inspire and motivate the creation of the system by realizing its potential applications. The ﬁrst of these events
occurred in late September / early October 2013 where a patient at a San Francisco Hospital tragically passed
away in an exterior stairwell [7]. While a surveillance system was installed at the hospital [7], the patient
was not seen entering the stairwell by monitoring staﬀ. During the investigation of this missing patient
oﬃcials were hampered by hardware problem while attempting to review the CCTV footage [7]. The other
inspiring incident occurred in April 2014 where a 15 year old boy was able to breach perimeter security at
Mineta San Jose International Airport and crawl into the wheel well of a jet destined for Hawaii [8]. The
boy miraculously survived the ﬂight [8] but the fact that he was able to breach airport security unnoticed is
a disturbing realization. The airport, similar to the hospital, had a surveillance system in place before this
event occurred. The boy was spotted by a camera while walking to the plane [8], however no surveillance
staﬀ were able to catch this event until he climbed out of the plane in Hawaii [8].
Both of these incidents highlight the ﬂaws of the current CCTV systems and need for smarter surveillance
systems. The hospital incident could have been prevented by a smart camera system that analyzed foot traﬃc
by identity. This system would have realized that the patient left their room and had wandered into a section
of the hospital where foot traﬃc was uncommon. Additionally, a behavioral analysis algorithm using time
could have identiﬁed that the patient entered the stairwell but did not come out within a reasonable time
frame. If these warnings had been communicated to monitoring staﬀ or nurses, perhaps the patient would
have survived. Similarly, if a smart camera system was installed at Mineta San Jose International Airport it
could have identiﬁed that an individual was walking through the secured area without passing through one
of the standard entry points. In addition, if the boy was running in the secured area, the system should have
also identiﬁed abnormal movement rates. While the risk was relatively low in this case, it shows a security
weakness in airport security which could be exploited in the future for more malicious reasons. The system
being proposed here aims to address the deﬁciencies with current CCTV systems in both scenarios.
2
1.4 Signiﬁcance
A CCTV system with semi-automated behavioral monitoring would have several distinct beneﬁts over exist-
ing passive CCTV systems:
• Increased Personal Safety: In hospitals, assisted living facilities, schools and playgrounds, the system
could monitor patents and children at times and in locations where staﬀmay be unavailable or outnum-
bered. For example, the system could alert staﬀ if a confused patient wanders away from their room
during the night.
• Increased Security: In security applications, the system could identify criminals who had bypassed
perimeter security, something that is currently diﬃcult with human monitors. The system could also
enhance security by identifying individual abnormal behavior and analyzing movement rates.
• Increased Fairness: Since the system uses behavior analysis, it is not susceptible to the racial, gender,




2.1 High Level Architecture
In order to accomplish the ambitious project, the system has been split into several diﬀerent modules, each
with a specialized role. The project begins with a raw video feed from the IP Cameras of an existing CCTV
system. An image processing module located directly behind the camera known as the FPGA or camera
Back-end takes the video feed, prepares it for analysis, and performs object detection. Once an object is
detected the image is cropped around it and is sent to be identiﬁed. The next module, the Identity Engine,
takes each cropped image from the FGPA and ascribes an identity to the pictured object (ex. with facial or
object recognition). The information created in the system about the object up to this point is bundled and
saved into a database. Next, another module called the Behavior Analysis Engine processes the information
in the database and attempts to understand the behavior of the object. If a behavioral discrepancy is detected,
it creates an anomaly entry in the database. The User Interface, the primary interaction between the system
and user, then pulls this information and displays it to the monitoring staﬀ. It should be noted that this project
is a proof of concept and may make some assumptions about the existence of certain technologies. The
eﬀectiveness of this system is dependent on progress made in advancing ﬁelds of research including facial
recognition and super resolution. The architecture of the system described above is outlined in Figure 2.1.
2.1.1 Dataﬂow Example
The operation of this system is quite complex due to the modular design and innovative ideas, however
understanding the architecture is best done by explaining the ﬂow of data within the system. An example
commonly used as reference in implementation and during conversational descriptions of this project is a
hospital deployment. It is assumed in this case study that many aspects of setup and initialization are already
completed. The setup involves the ideal placement of IP Cameras and attached FPGA Back-ends (hallways,
nurse stations, entrances, and exits) and an onsite server room. The initialization includes the existence of
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enough already collected data concerning the movement and speed of individuals throughout the hospital.
Now we can begin analyzing the example a patient wandering out of their room at night and collapsing
in the hall. The cameras, being positioned in the hallways, capture images of the patient exiting their room
and entering the hallway. The FPGA Back-end detects the face of the patient and passes this information to
the Identity Engine. The Identity Engine recognizes the patient and collects information on their movement
creating an entry in the database. While this is happening, the Behavioral Analysis Engine is checking all new
entries into the database to determine if anomalous behavior has occurred. The FPGA Back-end is constantly
sending the Identity Engine small metadata updates on the patient’s position. When the patient falls, they
remain in the frame longer than would be expected in the behavioral model. Since the patient has collapsed,
they have not exited the frame of view of the camera and no exit event has been recorded. The Behavioral
Analysis Engine would detect that the patient had not left the cameras frame in the normal amount of time
and generate an anomaly. The anomaly is entered into the database and picked up by the User Interface. The
User Interface notiﬁes the monitoring staﬀ of this anomaly and directs them to the appropriate video feed.
Action can then be taken to help the patient.
IP Camera FPGA Back-end
Identity 
Engine DatabaseInsert














Figure 2.1: High Level System Architecture and Data Flow Diagram
2.2 System Component Descriptions
As the system is being designed modularly, each function of the system is assigned to a particular module.
Detailed descriptions of each of these modules follow.
5
2.2.1 IP Camera
The purpose of the IP cameras is to capture video footage that will be analyzed by the rest of the system. IP
cameras are one of the most common types of surveillance cameras used in modern CCTV installations. As
one of the project goals is to be able to integrate with existing CCTV systems, IP cameras were chosen over
other, less common, technologies. The project is only focusing on incorporating cameras that are ONVIF
Proﬁle S compliant. ONVIF is a security industry standard and Proﬁle S is a sub-standard for IP cameras [9].
ONVIF guarantees a standard SOAP (Simple Object Access Protocol) interface to conﬁgure the cameras and
request streams [10]. The cameras provide video streams in the form of MJPEG or H.264 compressed video
over RTP/RTSP [9]. Focusing only on the cameras within the scope of this protocol allows us to ignore many
of the compatibility issues that occur when developing a system for multiple camera vendors.
2.2.2 FPGA Back-end
The purpose of the FPGA Back-end is to receive a video stream from the existing IP Cameras and to ulti-
mately detect objects within the video. When an object is detected, a message is sent to the Identity Engine
with metadata and a cropped image of the object. The metadata includes the camera ID, a timestamp, the
position in the image the object was detected, and the size of the image. In order to perform this object detec-
tion, the FPGA Back-end undergoes many steps each with a particular function. The operations conducted
are listed in order of operation below:
1. Receives video from IP cameras
2. Processes video in preparation for analysis (ex. brightness / contrast)
3. Performs object detection
4. Crops image around objects
5. Performs additional processing on cropped image
6. Sends cropped images to Identity Engine
7. Continues to track objects
The FPGA Back-end is based on the Cyclone V SX SoC FPGA from Altera (5CSXFC6D6F31C8NES)
[11]. This FPGA has the distinction of having a dual-core ARM Cortex A9 integrated as hard IP alongside
the FPGA [12]. The ARM processor is utilized to run a version of embedded Linux. Linux software is used
for managing the network functions of the FPGA Back-end as well as some of the video stream processing
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(buﬀering and decompressing). The image processing is implemented on the FPGA and acts like a hardware
peripheral from the perspective of the processor [2].
2.2.3 Identity Engine
The Identity Engine takes input from the FPGA Back-end in the form of cropped frames and assigns identities
to them. First, cropped images of objects are received and compared to a set of known objects. In the case
of the current implementation, this comparison is based on the arrangement of colors in the artiﬁcial target.
Once the identity is determined, the Identity Engine queries the database to see if the particular object has
already been seen in previous detections. At this point the database is queried for results on the existence of
an object, if it has never been seen an identity is created. Then all the information created in the system thus
far along with the queried information is grouped together to form an event. This event is then saved in the
database for future analysis.
2.2.4 Database
The database is an essential back-end component for the system because it provides not only a place to store
the vast quantities of data that the system will be generating, but it also provides a connection and method of
communication between components of the project. The most important connection is to the Identity Engine.
The Identity Engine sends new data to the database about the identities of objects and their events. The input
of new data from the Identity Engine triggers the other database connections to begin analyzing. First, the
Behavioral Analysis Engine pulls the information about object detection events and statistics model variables
to begin analyzing. This data is used to detect anomalies by comparing new events against the saved models.
The Behavioral Analysis Engine is constantly updating the saved behavioral statistical models based on new
detection events. Simultaneously, the User Interface is pulling information from the database primarily to
display recent anomalies and detection events. The User Interface also pulls information on initialization
to setup the IP Camera connections. The database is based on SQL because it works well with the other
modules of the system. This is primarily due the prebuilt libraries for SQL in the development languages of
the modules within system.
2.2.5 Behavioral Analysis Engine
The Behavioral Analysis Engine is responsible for querying the database to compare recent movements
against a model of normal movement. During the course of the project, the methods of determining ab-
normal behavior have change dramatically. Directed Weighted Graph Analysis was originally intended to be
implemented as our method of behavioral detection. However, a simpler statistical model was implemented
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given the scale and experimental nature of the project. This behavioral analysis was termed Frame Duration
Analysis, based on how it was implanted. This type of analysis determines anomalous behavior based on
comparing the speed of a subject against a statistical model. This comparison can be made because statisti-
cians have determined that human walking speed corresponds to a normal distribution [13]. Although the full
extent of the behavioral analysis that was not implemented, the ideas associated with the original project are
novel.
2.2.6 User Interface
The User Interface is the only module in the project which interacts with the monitoring staﬀ. The User
Interface attempts to display the most relevant information within the system to the users, primarily objects,
events, anomalies, and video feeds. Although this is only meant to be a proof on concept project, the partial
success of this project depends upon the User Interface being intuitive and eﬃcient. The User Interface still
had to meet the requirements set forth by the design of the system to display the potential of the system.
It will be written using Visual Studio Ultimate 2013 for code management, Team Foundation Services for
application life cycle management, and Git for revision control. It was written in the C# language and used
many libraries, such as VLC ActiveX Plugin, Microsoft LINQ, and many other standard .Net Development
libraries.
2.3 Scope and Current Progress
The number and complexity of components in this system make the development of a near-commercial solu-
tion unrealistic within the time-frame of the project. Instead, the system was designed as a proof of concept
to prove the overall methodology and architecture rather than serve as a commercial product. In order to
expedite the development of an operational system, certain components that would be expected in a com-
mercial system were replaced with simpliﬁed components. The modular architecture of the system allows
components to easily be replaced with more advanced or commercial versions in the future.
One of the changes involves replacing facial recognition with a simpler stand-in. Although facial detection
and recognition are used in commercial applications their cost and complexity made them impractical for this
proof of concept. An artiﬁcial target was designed instead to work with simpler object algorithms that could
be implemented within the timeframe of this project. This target, shown in Figure 5.1 is an example of one
of these targets.
Many diﬀerent algorithms were proposed for the Behavioral Analysis Engine. One of the proposed algo-
rithms involved the use of Directed Weighted Graphs to detect individuals taking uncommon paths through
a facility. While it was agreed that this algorithm would likely yield useful information, the budget only al-
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lowed for a three camera system which would not allow a proper evaluation of the algorithm’s eﬀectiveness.
Instead, Frame Duration Analysis was implemented as the method of behavioral analysis for the purposes of
this project.
Additional scoping information is provided in the detailed chapter for each component.
2.3.1 System Progress
The system is currently in the ﬁnal stages of implementation. With the overall system architecture ﬁnalized,
each module underwent its own design and implementation process. Due to time constraints with such an
ambitious project along with unanticipated challenges, not all of the modules were completed by the end of
the development period. While MATLAB based simulations were completed for the FPGA Back-end and for
the Identity Engine, the FPGA and CUDA implementation are still in progress. The MATLAB simulations
are used as stand-ins for the actual components in the initial end-to-end demonstration.
2.3.2 FPGA Progress
The FPGA Back-end was designed and various image processing algorithms were evaluated. MATLAB was
used to simulate the functionality of the FPGA and to verify the eﬀectiveness of the chosen image processing
algorithm. The hardware development environment for the FPGA was brought up on a Windows machine
and the software development environment was brought up on an Linux VM (virtual machine). A custom
Linux distribution with the software libraries required by the FPGA Back-end was developed using the OE
(Open Embedded) build environment. The hardware glue logic linking all the system components including
the ARM processor, DDR3 memory, and custom IP was created using the Qsys system level integration tool.
Example IP that conformed to the Avalon bus standard used by Qsys was created to test system functionality.
Corresponding software was also written to exercise the custom IP. More details on the FPGA demo IP can
be seen in section 5.12.
2.3.3 Identity Engine Progress
The Canny Edge Detection Algorithm was researched and a MATLAB simulation was created. Libraries for
the decoding of images from the FPGA Back-end, for interaction with the database, and for communicating
with the FPGA Back-end were also researched. A CUDA based implementation of the Identity Engine has
been prototyped.
2.3.4 Database and Behavioral Analysis Engine Progress
For the extent of this project these sections are completed and working properly. That being said with a
continuation of this project these modules deﬁantly should be revisited and improved. For more information
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on future improvements these sections see their respective implementation chapters.
2.3.5 User Interface Progress
The User interface is working at a base level it can handle responses and accurately display the information
being created by the system. During the implementation many assumptions about future progress were made
that should be corrected. Also a few the functional requirements that were not implemented should be built
upon.
2.3.6 Expected Results
It is expected that this system will be able to detect targets within the ﬁeld of view of cameras, identity them,
and place entries in the database. The system will be able to generate a behavioral model based on real-time
movement data. After an initial initialization period, abnormal movements such as an object stopping for an
unprecedented amount of time or moving exceedingly fast will be ﬂagged as anomalous and reported via the
User Interface.
As with any system that attempts to do pattern matching and automated statistical model generation,
it is unreasonable to assume that the system will be anywhere near 100% accurate. False positives (normal
behavior interpreted as anomalous) and false negatives (failure to detect anomalous behavior) will likely occur





Since this project is a proof of concept, many of the real world constraints were circumvented during the
implementation. In order to successfully deploy this system as a commercial product, these constraints will
need to be addressed. These constraints can be as simple as budgetary issues or as complex as the eﬀectiveness
of a component of this project.
3.1 Power
All of the components used in the system require electricity. This includes components explicitly listed in
this document as well as other general but necessary components like network switches. In order to ensure
the best possible reliability and resilience, the server should be located in a server room with redundant power
and an Uninterrupted Power Supply (UPS). The cameras and FPGA have their own power requirements but
their placement largely determines how their needs must be considered. Some network cameras come with
Power Over Ethernet (PoE) support which allows them to be powered over the network cable by a special PoE
switch. A PoE system may need to be employed in certain scenarios to make the project viable. As a point of
reference the PoE camera (D-Link DCS-2310L) used in the project has a maximum power consumption of
5.3 Watts [14]. The FPGA Back-ends also require power but, since they are also peripherals on the network
in their current conﬁguration, they could potentially be placed farther away from the cameras and closer to a
power source. Based on the reference document for the development kit, a maximum of 62.172 Watts would
be consumed by the components used in the project [4]. This value depends on the actual design ﬂashed onto
the FPGA as well as the workload conducted on the ARM. The FPGA development kit used in the project
does not support PoE and further research would need to be conducted to determine if it is a viable option.
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3.2 Network
The IP Cameras employed in the prototype system use 10/100 BASE-TX Ethernet [14]. This form of Eth-
ernet has a maximum theoretical throughput of 100 Mbits/sec [15]. A simple test was conducted using the
Live555 library’s QoS measurement utility to determine the bitrate received from the cameras running in
TCP mode. For a 33 second test, the minimum bitrate was 1082 Kbit/sec, the average was 5533 Kbit/sec,
and the maximum was 10434 Kbit/sec. This means that the theoretical maximum amount of video data
that could be transfered simultaneously over one line would be 1024∗100 kBit/sec Ethernet5533 kBit/sec/stream ≈ 18.5 streams. Better
evaluations of capacity for multimedia do exist [16]. These metrics take into account the “bursty” network
traﬃc [16]. However, additional characterization of the network traﬃc would be required to use the more
complex models. For the purposes of this document, we will under-spec the theoretical capacity by half in an
attempt account for network congestion and ﬂuctuation in the media stream datarates. In that case, 9 MJPEG
stream could share one line. 9 cameras is actually quite small for many applications. However, the FPGA
crops images that are sent to the identity engine, drastically reducing load on the connections to the identity
engine. The size of the cropped image depends on the size of the object in frame but a typical size would
be 34.3 kB (PNG) based on a test performed with an object approximately three feet from the camera. The
metadata passed from the FPGA Back-end would be exceedingly small as it only needs to contain the NTP
timestamp (64 bit), the camera ID (64 bit), the FPGA ID (64 bit), the object ID (64 bit), the position of the
object in the frame (2x 32 bit), and the width and height of the object (2x 32 bit). The metadata would only
be approximately 48 bytes per message.
In order to utilize the load reduction of the FPGA Back-end to alleviate network congestion, the network
must be set up in the following way:
• The FPGA and the camera it processes are all connected locally via a switch
• The FPGA and cameras are on the same subnet
The load reduction relies on the fact that devices on the same subnet can communicate directly without
a router thanks to Layer 2. Since each camera can connect to the FPGA directly via a common switch, the
stream data is not sent over the entire network, consuming bandwidth. The FPGA, after processing the video
sends only a very small amount of information to the central Identity Engine which must traverse to the center
of the network.
Note that this capacity analysis does not consider the case when a copy of the stream from each camera
must be recorded or displayed at all times. There are may factors that can aﬀect how this impact the capacity
requirements of the network including the quality and compression of the video. If this implementation is
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required, the maximum number of cameras per link will decrease. Scaling to Gigabit Ethernet may help to
alleviate capacity concerns if a large quantity of video must be recorded. An alternative solution would be to
distribute recording equipment so that they are connected to the same switch as the FPGAs and cameras.
3.3 FPGA Capacity and Speed
Since facial detection was not implemented on the FPGAs in this proof of concept, a ﬁgure on how many
faces a given FPGA can be detected at once is unavailable. However, it is safe to assume that such a limitation
does exist. There are a selection of FPGAs on the market. The FPGA used in the project is a high-end model
of the Cyclone V line of FPGAs from Altera. The name “Cyclone” is used to represent Altera’s Low-Cost
line of FPGAs with the midrange line referred to as “Arria” and the top-of-the-line being “Stratix”. In general,
as one goes up in device class, the number of logic elements and potentially the speed grade of the device
increases. For examples, the Cyclone V line ranges from FPGA with no transceivers and 25,000 LEs (Logic
Elements) to FPGAs with an embedded ARM processor, 9 5-Gbps transceivers and 110 LEs [17]. The Aria
V line goes up to 660 LEs with an ARM processor in its SX variant [17]. Going up in lines also introduces
new features. It is possible that a larger and more costly FPGA than was used in the prototype would be
required to detect all the faces in a typical scene. Additional characterization would be required to determine
the optimal FPGA for the application.
3.4 Database Connections and Storage
One of the primary real world constraints of a database is the volume of data being stored and the rate at
which data is being generated by the system. The initial observations of the prototype connections indicate a
relatively small size per entry associated with the Detection Events, Anomaly and Individual Tables; however
issues with quantity may arise when an operational system is implemented. The primary concern for data
growth is expected to be the KnownIMG Table because the size of an image, even a cropped image, is
exponentially larger than the other database entries. During commercial implementation of this project the
object identiﬁcation should be replaced with facial recognition. This may change the usage pattern of the
database and the database performance should be reevaluated at that time. Fortunately, Microsoft SQL Server
does support very large databases up to 524.272 petabytes in size [18], which is far more than would be
expected in even the largest installations of this system. SQL Server also has features built in for dealing with
large ﬁle storage and access [19]. Clustering of SQL Servers [20] could also be used to address scalability
concerns.
Another issue that may arise during the commercialization of this project is the number of SQL queries
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being executed by the system at any given time. Scalability issues may occur if multiple Identity Engines,
User Interface, and Behavioral Analysis Engine instances are present in a system, all polling the database
for information simultaneously. This database stress should be analyzed carefully for each deployment of
the system. Fortunately, Microsoft SQL Server is speciﬁed to be able to support a maximum of 32,767 user
connections [18], far more than would be expected in any installation. SQL Server is also a fast Relational
Database Management System which can handle anywhere from hundreds to hundreds of thousands of trans-
actions per second depending on the conﬁguration [21].
3.5 Behavioral Analysis Engine Processing
The real world constraints associated with the Behavioral Analysis Engine mainly relate to the accuracy of
its analysis. Users may expect the system to perform at or near 100% accuracy. Like any form of behavior
modeling, the system does not provide 100% accuracy and the customer must be made aware of this fact.
The only technical issue that may arise is the amount of processing power required to continuously run the
more sophisticated behavioral algorithms. This might pose a problem for implementation but, theoretically,
should be divisible into unique threads, mitigating the issue.
3.6 User Interface Scalability
At the end of this project the User Interface will not be easily scalable because of dependencies created during
implementation. During the commercialization of this project these dependencies will have to be removed to
allow for multiple working environments. Some of these dependencies include the lack of a working installer,
assumed database conﬁguration and connection, ﬁle directory dependencies, and libraries not included in the
ﬁles associated with the project.
3.7 Target Identiﬁcation
There are four major factors that constrain real world target identiﬁcation: lighting, distance, orientation,
and number of targets. Lighting, distance and orientation aﬀect the appearance of a target. Inconsistent
appearance from frame to frame can cause erroneous target identiﬁcation. Targets may either be misidentiﬁed,
or not identiﬁed at all. It requires fairly sophisticated algorithms to combat these factors. For the purposes of
testing, we held the targets at close range and parallel with respect to the camera lens. Additionally, the tests
were conducted indoors under uniform lighting.
Total number of targets is a concern of the system capacity and throughput. For each target in the frame
the FPGAs and Identity Engine GPUs must use a certain number of clock cycles to process it. Too many
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targets may require too many clock cycles to complete the entire frame. This will propagate through the
entire system as a delay. All delays aﬀect system performance and may result in data degradation. This is
especially true when dealing with time sensitive statistics.
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Chapter 4
Development Bill of Materials (BOM) &
Budget
The cost of the system is realtively high because not only is this is an area of ongoing research but it also
requires expensive new hardware and software platforms. However, the hardware costs of this system are
not unreasonable given the cost of high end CCTV systems that may include high deﬁnition IP Cameras
that can cost over $1,000 a piece. The proposed development budget for the project is shown in Table 4.1.
The budget provides an itemized breakdown of all of the system materials required for the initial proof
of concept implementation. The selected IP cameras were chosen because they are used in many current
CCTV systems and support the ONVIF standard. Altera Corporation has generously donated two Cyclone V
SoC Development Kits and SoC Embedded Design Suites as well as three copies of Quartus II Subscription
Edition. Several Microsoft products are being licensed through Microsoft’s standard academic initiative,
DreamSpark.
The development system only included three cameras but could likely support many more. The largest
capital expenditures for the system are the servers. Thanks to the system architecture, much of the image
processing is distributed to the FPGA Back-ends, reducing the load on the Identity Engine. While the Identity
Engine has not undergone extensive load testing, it is expected to be able to support many cameras in a normal
use case. Depending on the traﬃc density, potentially hundreds of cameras could be handled by one Identity
Engine. See chapter 6 for more information on how the Identity Engine performance depends on traﬃc
density. The Database Management System used in this project, Microsoft SQL Server, has a long running
track record in industry. It is a scalable, high performance solution [20] that can support a large number
of transactions per second [21]. A single SQL Server instance would be expected to support hundreds of
cameras. The User Interfaces would each require a computer with a windows operating system, these are
expected to exist in currently operational CCTV systems. The Behavioral Analysis Engine could either be
distributed and run in the background on the user interface machines or piggy-backed onto the server.
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4.1 Real World Cost Estimates and BOM
The costs shown in Table 4.1 represent the theoretical costs of developing the proof of concept system. It
does not represent the actual cost of the end system because it includes several components which, while
necessary for development, are not needed in a deployed system. These components include the development
tools and, to some extent, the development kit which contains many features that were left unused.
Table 4.2 contains an itemized list of the major components that would need to be included in a production
version of the FPGA back-end. It is largely based on the Cyclone V SoC Development Kit part list [4] with
the unused components of the development kit removed. Overall, each FPGA back-end board is expected to
cost approximately $566.57 which is reasonable given that the price of some “smart cameras” on the market
have prices that reach into the thousands of dollars.
Table 4.3 contains the speciﬁcations to a server comparable to the one used in the proof of concept
system. This server would able to run both the SQL Server instance as well as the Identity Engine. In most
installations one server of this type should be suﬃcient. In high load environments, additional RAM may be
required.
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Description Mfr. Mfr. Part
Number





























Panasonic WV-ST165 1 $488.99 $488.99 $488.99 0
Seagate Backup










Seagate ST1000DM003 3 $67.19 $201.57 $201.57 0
Misc. Cables /
Connectors











Microsoft 1 Core License
(Min 4 Per
Server)














Microsoft 1 License 1 0 0 0 0 Microsoft
(Free
Service)

































Silicon Labs Custom Part 1 $5.00 $5.00
MagJack
1000BaseT
Bel Fuse L829-1J1T-43 Digikey 380-1110-ND 1 $5.75 $5.75













Altera EPCQ256SI16N Digikey 544-2779-ND 1 $50.00 $50.00





Wurth 693 071 010 811 Digikey 732-3819-2-ND 1 $2.10 $2.10
Power Supply
Controller










Advance Circuits 1 $18.33 $18.33
Total $566.57
Table 4.2: FPGA Estimated BOM - Based Largely on Cyclone V SoC Dev Kit Part List [4]
Description Cost
Colfax ProEdge SXT8600: $8,715.49
-Intel Xeon E5-2637 (x2)




-Microsoft Windows Server Standard 2008 R2 SP1
Table 4.3: Server Estimated BOM - Based on Online Quote from Colfax International [5]
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Chapter 5
FPGA Back-end Design and
Implementation
5.1 Purpose
Before a description of FPGA Back-end Design and Implementation can be presented, it is important to state
the tasks that the FPGA is responsible for performing. The FPGA Back-end is tasked with:
1. Receiving video from IP cameras
2. Processing video in preparation for analysis (ex. Brightness / contrast)
3. Performing object detection
4. Cropping images around objects
5. Performing additional processing on cropped images
6. Sending cropped images to the Identity Engine
7. Continuing to track objects
One of the goals of the FPGA Back-end is to reduce the load on the central Identity Engine. It ac-
complishes this by distributing image processing. Since each camera is attached to an an FPGA Back-end,
multiple FPGA Back-ends can be processing multiple video streams simultaneously. The FPGA Back-end is
able to crop images around objects in the frame that must be identiﬁed by the identity engine. By performing
this step, the bandwidth requirements between the FPGA Back-end and the Identity Engine is reduced along
with the load on the Identity Engine since it knows images passed to it have an object in the center. This
frees it from having to processes multiple 720P video streams simultaneously to ﬁnd objects to identify. The
decision to separate object detection and object identiﬁcation was informed by the fact that facial detection
and facial recognition are often separated with facial detection being much easier to implement and easier to
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perform than facial recognition. By separating object detection and recognition, it allows these components
to be ﬁtted with updated versions of their respective algorithms at a later date.
5.2 Scoping
In a production system, the FPGA would use a facial detection algorithm, potentially coupled with additional
object tracking. In scoping this project, the overall system architecture was considered to be the primary goal.
As such, an artiﬁcially designed target was used in place of faces for this proof of concept. The system was
designed so that the object detection method used for the target could later be replaced with facial detection
IP. The artiﬁcial target (shown in Figure 5.1) makes use of a black circle at the center and a black ring around
the outside for object detection. The inner two colored rings are used for identiﬁcation with each permutation
of colors representing a diﬀerent target.
Figure 5.1: Example Target
5.2.1 FPGA Paradigm Shifts
The inclusion of the ARM Processor with the FPGA constitutes a major shift for the FPGA design method-
ology. While soft core processors have existed for some time, they entirely relied on the FPGA fabric to run
and thus were subject to the performance constraints of the FPGA. While FPGAs are fast, they are not as fast
as an ASIC. Because the included ARM processor is hard IP with its own clock, it can run at a much higher
clock rate than the FPGA. This shifts the focus of the FPGA from being the center of the design to being a
resource to be used by the ARM processor. Customs hardware accelerators are one possible application of
the FPGA fabric. While this is an exciting new direction for FPGAs, it has required reworking the typical
FPGA development process. While the development tools have been adapted to this new process, there is a
substantial ease of use barrier and steep learning curve.
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5.2.2 Current Progress
The FPGA development kit and the development process that came with it were brand new at the time that
the project was being developed. As with any new technology, there were some issues getting this new
platform up and running. How to utilize the FPGA from the ARM processor as well as how to streamline the
development processes is still under investigation. As such, a complete end to end demo of the FPGA could
not be completed by the project deadline. The underlying design of the FPGA Back-end, however, is still
relevant and given more development time would likely be completed. The information given in section 5.3
represents the design of the FPGA Back-end while the information in section 5.11 section 5.12 discuss a
simulation of the FPGA Back-end in Matlab and the work accomplished on the FPGA respectively.
5.3 Development Platform Overview
5.3.1 Hardware Overview
In order to reduce development time and complications, the FPGA Back-end was built using an existing de-
velopment kit produced and provided by Altera Corporation. The development kit being used is the Cyclone
V SoC Development Kit and EDS. It provides all the hardware required for the FPGA Back-end including one
Gigabit Ethernet adapter, two 10/100 Ethernet adapters, DDR3 memory, power supply circuity, and a LCD
line display [1]. An image of the development is shown in Figure 5.2. The FPGA featured in the development
kit is the 5CSXFC6D6F31C8NES model of the Cyclone V SoC [1]. Speciﬁcations for this chip are repro-
duced in section 16.1 for the reader’s convenience. The key diﬀerentiator for this FPGA is that it includes a
dual-core ARM Cortex-A9 as hard IP alongside the FPGA fabric [1]. Rather than having to instantiate a soft
core processor, which takes up valuable LEs (Logic Elements) in the FPGA fabric, the higher performance
ARM Cortex-A9 provides all of the functions of a standard embedded processor along with having the abil-
ity to manage the conﬁguration of the FPGA fabric and to interface directly with some hard IP such as the
Gigabit Ethernet controller. Bridges exist to allow the ARM processor to interact with soft IP conﬁgured in
the FPGA fabric and vice versa [12].
5.3.2 Software Overview
Development Software
Several diﬀerent software packages were used in the development of the FPGA Back-end. The main software
packages that were used were:
• Quartus II Subscription Edition (Altera Corporation)
• OpenEmbedded Build System - Bitbake (Openembedded.org)
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Figure 5.2: Cyclone V SoC Development Kit - Image Courtesy Altera Corporation [1]
Quartus II is part of the Altera suite of development tools for FPGAs. Implementation of the FPGA
hardware accelerators used in the project was done in Quartus II and system level integration was done in the
companion Qsys tool.
Bitbake, OpenEmbedded’s build tool, was used to compile and package a custom Linux distribution based
on the Yocto distribution which included the device drivers and libraries necessary to interface with the FPGA
as well as our application software.
5.3.3 Embedded Software
Several software packages are used in the FPGA Back-end while it is running:
• Yocto Linux (Linux Foundation)
• LIVE555 (Live Networks, Inc.)
• libjpeg (Independent JPEG Group)
Based on reference designs from Altera [22] it was decided that Linux development would be done
instead of bare-metal development. Several factors contributed to this decision including the large amount of
software already available for Linux, the ability of Linux to handle low level functions such as the network
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stack, and the relative diﬃculty and complexity of bare-metal development. Also, because of the common
use of ARM processors in embedded systems such as smart phones, embedded Linux distributions have
already been created which cross compile to the ARM architecture. Yocto Linux is the base distribution used
in Altera example systems and is what the FPGA Back-end uses [22]. LIVE555 is a RTP/RTSP streaming
library used to open and buﬀer the RTP/RTSP video streams [23] from the IP cameras. libjpeg is a library
[24] used to decompress the MJPEG video received from the cameras. Other open source software packages
are used in the custom distribution and are detailed in the Licenses directory of the distribution.
While the end-to-end application for the FPGA Back-end was not written due to the complexities dis-
cussed in subsection 5.2.2, live555 was tested with a sample application. Live555 was able to successfully
open a connection to the camera and start a MJPEG stream. libjpeg was cross compiled based on an existing
OE recipe and included with the custom Linux distribution loaded on the FPGA. All indications are that the
application software would not take long to develop as most of the work is being conducted by libraries or
the FPGA accelerators. It is likely that the end-to-end application could have been developed in a matter of
days once the hardware was ready.
5.4 FPGA Back-end Design - Data Flow Perspective
Looking at how data ﬂows through the FPGA Back-end provides a lot of insight into how the FPGA Back-end
was designed and implemented. A data ﬂow diagram for the FPGA Back-end is shown in Figure 5.3. This
diagram shows how the FPGA Back-end interacts with other components in the system. It uses the SOAP
protocol to conﬁgure the cameras and the video stream. This service is guaranteed by the ONVIF Proﬁle
S standard [9]. The video is streamed to the FPGA Back-end over the RTP/RTSP protocols and is decoded
using MJPEG. The FPGA Back-end processes the video and uses sockets to send the cropped images, along
with some metadata, to the Identity Engine.












Figure 5.3: FPGA Back-end Data Flow Diagram
24
5.5 FPGA Back-end Design - Software Perspective
Now that the Data Flow perspective has been presented, the design of the FPGA Back-end software can
be detailed. A data ﬂow diagram from the software perspective is presented in Figure 5.4. Embedded Linux
handles the network stack, sends and receives SOAP messages, manages/buﬀers the RTP/RTSP video stream,
and decodes the MJPEG video. LIVE555 is used to manage the RTP/RTSP video stream while libjpeg is used
to decode the MJPEG video. The image processing takes place in a hardware accelerator implemented in the
FPGA. The software provides the decoded images to this hardware accelerator (which appears as a processor
peripheral) and reads the results back when they are available. The results are packed up and sent to the












Figure 5.4: FPGA Back-end Software Data Flow Diagram
5.6 FPGA Back-end Design - Hardware Perspective
Now that the software architecture has been presented, the hardware architecture can be detailed. An archi-
tectural diagram is shown in Figure 5.5.
The components in the blue region of the diagram are part of the Hard Processor System (HPS). These
components have minimal conﬁgurability and act just like the hardware peripherals of a standard embedded
system. The green region represents the FPGA fabric, which can be reconﬁgured completely. Three bridges
allow the HPS and components in the FPGA to communicate. The HPS2FPGA is a high speed, high band-
width bus and is used for large data transfers [12]. The LWHPS2FPGA is a lightweight bus used mostly for
controlling and checking the status of IP components in the FPGA [12]. The FPGA2HPS bridge provides a
way for FPGA IP to access the HPS [12]. The interconnect between IP components in the FPGA fabric uses
the proprietary open Avalon standard, created by the Altera Corporation [25]. Speciﬁcally, the Avalon-MM
(memory mapped) standard is being used. This standard employs a master - slave methodology where mas-
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ters can exchange messages with slaves [25]. Each slave is mapped to the address space of the master [25].
Avalon allows many-to-many relationships between masters and slaves [25]. Master and slave interfaces are
denoted in Figure 5.5 as black squares with a “M” for “Master” and “S” for “Slave”.
The FPGA Back-end architecture is based on the GHRD (Golden Hardware System Reference Design)
from Altera [2] [22] [26]. Only certain components are used by the FPGA Back-end and are represented
as the orange blocks in Figure 5.5. The ARM processor (along with its memory subsystem) is used to run
Linux. The Gigabit Ethernet adapter is used to communicate with the IP cameras and the Identity Engine. The
SD/MMC peripheral is used to store the Linux OS image. The ROM is used to store the FPGA conﬁguration.
The DMA controller is used to manage memory operations.
The Image Processing Module is the custom hardware accelerator created for the FPGA Back-end. It
is a Verilog module and conforms to the Avalon-MM standard. It provides two interfaces: a Control Status
Register (CSR) and a Memory Access interface. A DDR3 ECC Memory Controller is instantiated in the
FPGA fabric. This is connected to the high bandwidth bridge as well as the Memory Access interface of the
Image Processing Module. This memory is used as shared memory between the processor and the Image
Processing Module. It is used to store video frames to be processed as well as the cropped output images and
metadata from the Image Processing Module. Because the CSR does not have large bandwidth requirements,
it is connected to the lightweight bridge.
In order to fully describe the motivation and utilization behind the hardware architecture, the operations
the FPGA Back-end performs are presented below:
1. Video data is received and decoded by the ARM processor
2. The decoded raw RGB data is copied into the shared DDR3memory (via the FPGAmemory controller)
3. The address of the image data in the shared memory is set in the CSR of the Image Processing Module
to tell it where to ﬁnd the new image
4. The Image Processing Module processes the image and generates cropped images and metadata
5. The cropped images and metadata are stored in the shared memory
6. The CSR is updated with the address of the output data in shared memory
7. The ARM processor polls the CSR and, when the address of the output data changes, it copies the
output data to the HPS memory
8. The ARM processor packages the output data and sends it to the Identity Engine
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This diagram is a modified version of the “GHRD System Architecture Diagram” from the 
Altera SoC Golden System Reference Design User Guide  by Altera Corporation.
Figure 5.5: FPGA Back-end Hardware Architecture, Adapted from Altera Reference Design Diagram [2]
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5.7 Video Format Selection
The MJPEG format was selected as the format for the video being consumed by the FPGA Back-end for
several reasons. First and foremost, it is a format that is guaranteed by the ONVIF Proﬁle S standard [9].
Secondly, unlike H.264 or MPEG, each frame of MJPEG video is a complete frame. In H.264 or MPEG, only
I-frames are complete frames. Other frames only contain diﬀerences from previous frames. The problem is
that if a frame is lost or dropped, the video will be corrupted until the next I-frame is received. This can take
quite some time depending on how the codec is conﬁgured. Since the ARM processor is managing the stream
and doing the de-multiplexing and decoding of the video, it may be unable to keep up with the number of
frames coming in and be forced to drop some. In this case, MJPEG’s complete transmission of each frame is
preferable. The diﬀerence in format are summarized in Table 5.1.
MJPEG H.264
Each frame is a complete frame On I-frames are complete. The rest
are diﬀs from previous frames
Higher bandwidth required Less bandwidth required
Lossy Compression
Table 5.1: Video Formats
5.8 Object Detection - Contour Forming
5.8.1 General Method
The targets being detected (see Figure 5.1) all have a black circle in the center and a black ring around the
outside. Each of these features has a white boarder. The boundaries between the black features and the
white boundaries create clearly deﬁned closed edges. The ratios of the edge diameters are set by the design
of the target. Targets can therefore be identiﬁed by looking at edges and comparing their center points and
diameters. For each target, the edges of the rings will have very similar center-points since the edges are all
concentric. Finally, since the edges should be circular, the aspect ratio of the edges (ratio of width to height)
should be 1:1. Since concentric edges, especially those with the ratios deﬁed by the target, are uncommon
it is not actually necessary to ensure the edges are circular. Checking aspect ratio has worked well in our
tests as a way to slim down the number of edges to process without introducing the added complexity of
determining if an edge is completely circular. In addition, the diameter of the circular edge is the same as the
height or width of the edge’s 1:1 bounding box, greatly simplifying calculation of the diameter. This does
mean, however, that any series of concentric edges where the ratios of the bounding boxes are equivalent to
those of the target will be recognized as a target. This is rare however and could be remedied by the inclusion
additional processing step including more sophisticated ways of identifying edges as circles. This would
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likely include checking the perimeter of the edge and the area enclosed are consistent with a circle.
The parameters deﬁning the tolerance on edge center-point spacial locality, edge aspect ratio, minimum
points in edge, and minimum edge dimensions can all be ﬁne tuned to provide an optimal solutions. Because
the focus of this project was to demonstrate the overall architecture, these values were set and tested until a
target could be detected reliably. The values selected may not be the optimal values and further testing would
likely improve object detection accuracy.
The steps to target identiﬁcation can be broadly described below:
1. Extract closed edges from image
2. Discard edges that are too small to provide meaningful dimensions (noise in image or very small
objects) - used to reduce data set
3. Discard edges with aspect ratios not close to 1:1
4. Group edges with close center-points and put them in “bins”
5. Discard any bin with less than 3 edges (targets have at least 3 edges)
6. In each bin, ﬁnd the edge for the center ring (should be smallest edge)
7. Compare ratios of each edge in bin against the edge of the center ring and check for deﬁned ratios.
8. If both the inner and outer ring edges are identiﬁed, then the collection of edges constitutes a target.
9. Crop image around bounding box of outer ring (will include ﬁll target).
This algorithm could be modiﬁed and optimized further. One assumption that was made in this algorithm
is that the smallest edge in a bin is the edge around the center circle of the target. Due to noise in the
image or some other phenomena, this may not be the case. The algorithm could be made more robust by
checking the ratio of edges to each successively larger edge until there are no more edges to compare against
or the target is correctly identiﬁed. While this would increase the robustness of the algorithm to real world
conditions, it would also add complexity and ensure a larger load on the system. Since the artiﬁcial targets
were created for the proof of concept, and because this algorithms would be replaced by facial detection in
a production system, it was decided that the less robust but faster algorithm would be suitable for the initial
implementation.
5.8.2 Contour Lines vs. Edges
The algorithms discussed in subsection 5.8.1 assume that there is a way to extract closed edges from an
image but does not describe how that operation is performed. There are several algorithms that can be used
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for edge detection including the Canny Edge Detection algorithm which is discussed in detail in section 6.2.
While Canny Edge Detection is a well researched algorithm, it does not guarantee that the edges it detects
are closed. An example of this can be seen in the seminal paper for Canny Edge Detection [27] where the
results of running example images through the edge detection algorithm yield some unclosed edges.
Project advisors Professor Sally Wood suggested that, since the targets had clearly deﬁned, closed edges
along the border of the black circle and the black ring (see Figure 5.1) that contour lines be considered instead
of edge detection.
Contour lines and edges of an image appear very similar. However, contour lines denote the boundaries
of the the portions of the image that are below a certain intensity threshold and the segments of the image that
are above that threshold. A good way to think about this is to visualize the image like a mountain range with
diﬀerent intensity values being diﬀerent elevations. The contour lines are the diﬀerent elevation lines on the
mountain. In fact one of the most common applications of contour lines is in topographic maps as elevation
lines.
5.9 Marching Squares
There are several method that can be employed to extract the contour lines of an image. One of the best
know algorithms is commonly known as the “Marching Square” algorithm. The Marching Square Algorithm
was never oﬃcially published but is the 2D case of the Marching Cubes Algorithm [28]. The seminal paper
on the Marching Cubes algorithm, published in 1987 by William E. Lorensen and Harvey E. Cline [29], is
referenced by most papers discussing the Marching Squares Algorithm. The 2D Marching Dquares case is
considered a natural extension of the Marching Cubes Algorithm and is considered by many image processing
insiders as common knowledge. As such, it is often not explained in depth in papers. However, it is explained
in the paper Marching Cube Algorithm: Review and Trilinear Interpolation Adaptation for Image-Based
Dosimetric Models by D.A. Rajon and W.E. Bolch [30].
The marching square algorithm consists of the following steps [30]:
1. Select a threshold value and compare each pixel in the image against the threshold.
2. Compare 2x2 pixel blocks (with no overlap) against a look up table to determine the contour segments
in that block
3. Perform linear interpolation of the contour segments along the boarder of the 2x2 pixel blocks to obtain
a more accurate contour
An illustrations of the of the ﬁrst two steps of the algorithm are shown below. While the linear interpola-
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tion is important to form very accurate contours, it is not required, strictly speaking. In order to simplify the
implementation of the algorithm and the explanation here, the linear interpolation step will be omitted.
Figure 5.6 shows the look up table used by the marching square algorithm. The grey box represents a
pixel that is above the threshold and a white box represents a pixel that is below the threshold. The red line
represents a contour segment. Note that there are two cases that have both red and blue lines. These are
ambiguous cases as either the red lines or the blue lines could be the contour segments for those cases [30].
Figure 5.7 shows the original image while Figure 5.8 shows the image after it is compared against the
threshold value. Figure 5.9 shows the result of the image after each 2x2 block is compared against the look
up table. The red lines represent the contours. Note that in order to know the direction of the contour at the
edge, a 1 pixel overlap with an adjacent segment of the image is required. This is represented by the green
line.
Figure 5.6: Marching Square Look Up Table
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Figure 5.7: Original Image
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Figure 5.8: Image After Comparison to Threshold 0x45
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1 0 0 0 0 0 1
1
Figure 5.9: Image After Evaluating 2x2 Pixel Blocks for Contour Segments
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5.10 Marching Squares Design
The marching square algorithm as described in section 5.9 is clearly parameterizable. However, it is not
clear what the best parallel implementation of the algorithm is. Further more, the above description of the
algorithm could be easily implemented by a processor based solution but the mapping of the solution to a
FPGA platform is more nuanced. FPGAs do not behave in the same way as processors; rather than executing
a set of instructions, FPGAs are essentially conﬁgurable logic networks. Multiple datapaths can exist and be
processed completely in parallel. In an attempt to exploit the parallelism of the FPGA platform an alternate
implementation of the marching squares algorithm was drawn up.
It should be noted that FPGAs have a limited number of conﬁgurable logic elements. Developing a design
to process a full uncompressed HD image from the cameras would require more resources than the FPGA
has. In order to avoid this issue, the image is segmented into blocks to be processed. Note that a 1 pixel
overlap on each side is required to determine the shape of the contour at the edge of the block
The initial step of the marching square algorithm remains largely the same: individual pixel intensity
values are compared against a threshold. The FPGA implementation does this operation for each pixel in
parallel.
The next stage of the process is carried out by a network of processing units. Figure 5.10 shows the
processing modules in blue and the connections in green. The white and black squares in between the green
connections represent the pixels. Each processing unit has access to a 2x2 pixel segment of the image. Each
processing unit is directly connected to the unit above, below, to the left, and to the right. When the threshold
compared image block is ready, each processing unit looks at the values of the four pixels it is connected to.
Each processing unit is an implementation of the look up table described in Figure 5.6. The processing units
conﬁgure their external connections based on the look up table. This state is shown in Figure 5.11 with the
red lines representing the mapping between external interfaces. Each processing unit also has two memory
units (since there can be a maximum of two contours per computing unit). This memory unit is used to hold
the min x, max x, min y, and max y values for each contour passing through the processing unit. Note that,
since contours cannot overlap or cross, the four tuple should be unique to each contour in the block. Each
processing unit knows its position within the network and is therefore able to set the initial maximum and
minimum values for each contour segment. The state of the processing units after this initial setup is shown
in Figure 5.11. The orange compute units represent units which have had a maximum or minimum change
since the last clock cycle.
At this point, each compute unit believes that maximum and minimum coordinate of the contours that pass
through it are the coordinates it initially assigned; this is of course incorrect. The next stages of the algorithm
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involve propagating the maximum and minimum values throughout each contour. Propagation of maximum
and minimum values occurs on each clock cycle by each compute unit sending its current maximum and
minimum values to its connected neighbors that are part of the given contour (determined by the look up table
in the setup phase). The neighbor compares their minimum and maximum values to the values received along
the connection and update their maximum and minimum values accordingly. Figure 5.12 shows this process
for one compute unit during the ﬁrst round of the algorithm. A ﬂag is set for each compute unit signifying
if its min/max registers changed in the last cycle. The processes is completed when a clock cycle has passed
and no min/max register has changed. At this point, the system is said to have “settled”. Figure 5.13 shows
the system at this ﬁnal stage. It should be noted that the propagation occurs in parallel for each contour but
the total time depends on the contour with the longest settling time. The best case scenario is for a contour
which is closed in the block. In this case, it takes 1/2 the length of the contour cycles for the min/max values
to fully propagate. In the worst case scenario, when the contour segment crosses over the boundary of the
image block being processed, it takes the length of the contour segment cycles for the min/max values to
settle.
At this point the complete contours must be put into a set. This process is more diﬃcult to conduct in
parallel and the implementation proposed here involves visiting each compute unit to identity whether or not
it contains a contour and if that contour has already been included in the set. There is likely a more eﬃcient
and elegant way of addressing this last stage of the algorithm but additional investigation would be required
to ﬁnd it.
There are two proposed methods for dealing with contour segments which enter and leave the image
block being processed. One method involves creating a list of contour segments that are then “stitched”
back together by the processor. An alternative method is to use memory units to store the coordinates of the
contour segments as they enter or leave the bottom or right edge of the image block. The saved values are
then used as inputs for later runs of the algorithm on the neighboring image blocks. This requires that the
image blocks be evaluated in order since it introduces data dependency. However, it does provide the beneﬁt
of ignoring contour segments until they form a closed loop. Figure 5.10, Figure 5.11, and Figure 5.13 all
show the memory hardware required for this method and how they are connected to the compute units.
5.11 Object Detection Simulation
The suitability of contour lines to perform the object detection detailed in subsection 5.8.1 was tested using
a simulation in MATLAB. The contour() function was used in place of the FPGA marching square im-
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Figure 5.10: Layout Processing Units and Connections Between Them
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Figure 5.12: Processing Units During Step 1
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Figure 5.13: Processing Units After Final Step
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images and read into MATLAB. The MATLAB code for this simulation can be seen in section 16.2. The
result of the simulation is shown in Figure 5.14. The result of the simulation for the distant target is shown in
more detail in Figure 5.15. The images shown were part of a preliminary test to determine the distance the
targets could be from the camera while still being reliably detected. In the initial test, it was determined that
the target detection became unreliable as the target got to the end of the image processing lab. Increasing the
tolerance of the diameter ratios to 1.25 allowed the algorithm to be more reliable when the targets were farther
away. Additional ﬁne tuning of parameters would likely improve reliability further. The issues with distant
targets can begin to be seen in Figure 5.15. As the objects get father away, the number of pixels which can
represent the rings decreases. This problem is compounded by the fact that the camera use lossy compression
schemes that result in compression artifacts. These artiﬁces can be seen in Figure 5.15 with some irrelevant
contours appearing inside the black ring.
Greyscale Image Origional Img: ./bmp/stillSampleMultiple_0000000320.bmp
Contours










Figure 5.14: Simulation of Contour Based Object Detection
5.12 FPGA Back-end Dataﬂow Proof of Concept
Due to time limitations, the FPGA implementation of the marching squares algorithm detailed in section 5.10
could not be implemented by the time this paper was written. Instead, a demonstration of the accelerator work
ﬂow was developed to show that the general architecture was feasible. The system has the same structure
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Greyscale Image Origional Img: ./bmp/stillSampleMultiple_0000000320.bmp
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Figure 5.15: Simulation of Contour Based Object Detection - Zoomed
described in Figure 5.3 and Figure 5.5. This demonstration IP took the place of the “Image Processing IP”
and demonstrated the ability of the ARM processor and the FPGA IP to communicate via the Control Status
Register (CSR) and the shared DDR3 memory. The tasks performed by this demonstration IP are:
1. ARM writes data into shared memory
2. ARM commands the IP (via the CSR) to read the values stored in shared memory
3. IP returns data via the CSR
4. ARM checks data is the same
5. ARM commands the IP (via the CSR) to write data into shared memory
6. IP writes data passed in through CSR into shared memory
7. ARM reads data in shared memory
8. ARM checks data is the same
The hardware implementation was based on many Altera reference designs including the Golden Hard-
ware Reference Design (GHRD) [2] [26], the Golden Top top level ﬁle [31], the Board Test System (BTS)
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[32], the Avalon-MM Master Templates [33], and the Avalon-MM Slave Template avalonMMMasterTemp.
The software implementation was based on the Golden System Reference Design [22] which is based on the
Yocto Linux distribution and the OpenEmbedded build system.
The GHRD formed the basis for the Qsys system design while the BTS formed the bases for the DDR3
memory controller implementation. The demonstration IP relied on both the master and slave Avalon-MM
templates.
Due to some technical diﬃculties, the demonstration is not yet running completely. A problem may exist
in the IP, the driver software, or the DDR3 memory controller. Work is currently underway to debug this
issue and bring the demonstration online.
The code and design for the demonstration are given in section 16.3 and section 16.4. This includes
both code written by the team, Altera reference code, and modiﬁed versions of Altera reference code. The
development environment was setup according to the instructions at the RocketBoards.org wiki [34]. The
RocketBoards wiki was referenced by Altera as the source for documentation on running Linux on the de-
velopment kit [35]. Several modiﬁcations to the distribution had to be performed to get it running correctly.
Since an in depth look at the environment setup is not the focus of this paper, the step by step instructions
are not given here. Additionally, the development processed used is more nuanced than can be eﬀectively
described in this document. Instructions were collected in the FPGA lab notebook as the project progressed.
This lab notebook is appended to this document in chapter 17.
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Chapter 6
Identity Engine Design and
Implementation
The primary objective of the Identity Engine is to identify detected objects so that they can be cataloged in
the database. The time of ﬁrst detection and the camera that detected it are stored in the database along with
object attributes. Once an object has been logged in the database, each subsequent identiﬁcation will add an
additional detection time and detecting camera. These data points are used by the Behavior Analysis Engine
to generate normal behavior patterns and recognize anomalies.
6.1 Software Architecture
The Identity Engine uses a three stage software architecture. In the ﬁrst stage, the identity engine accepts
incoming data through a socket connection. Since the server is Windows based, we used a built-in function
called Winsock. Winsock provides the ability to communicate via network protocols, such as TCP/IP or
IPX/SPX. Once the Identity receives image data from the FPGA via the socket, image processing can begin.
Figure 6.1: Sample Image as Received From FPGA
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Image processing starts with determining the size, in pixels, of the cropped image received. After the
height and width is determined, the Identity Engine can properly traverse the image array. This is impor-
tant because Canny Edge detection works on a pixel by pixel basis. Once Canny Edge detection has been
performed, the target boundaries are determined.
Figure 6.2: Image After Canny Edge Detection
As Figure 6.2 shows, boundaries are marked by binary ones. For the sake of demonstration, the ones
are displayed as white pixels. The rest of the image is ﬁlled with binary zeroes, which are shown in the
example as black pixels. This makes determining the bounding region of the object very simple. In the case
of the circular demonstration targets, the algorithm ﬁnds the upper, lower, left, and right maxima of the circle.
The diﬀerence between opposite sides is used to determine speculated radii. Both the speculated radii are
averaged to ﬁnd the radius of the outer bounding circle. Since we are using targets with a known pattern,
inner rings are calculated using a ratio to the outer radius.
After establishing the boundaries of the targets inner rings, the Identity Engine works to attempt to identify
it. Our target identiﬁcation criteria are the color of the two ID Bands. In Figure 6.1, the ID Bands are green
and red, respectively. To determine the color of each band, the Identity Engine normalizes the red, green, and
blue value for each pixel within the established boundaries of each band. Once the normalized colors have
been ascertained, they are used to query the database to check for prior identiﬁcation of this individual. If an
individual matches the description, the location and time of this detection are appended to the existing entry.
Otherwise a new entry will be created for later reference. To communicate with the database, the Identity
Engine uses a tool called Language-Integrated Query, abbreviated LINQ. LINQ is a Microsoft product which
allows Windows applications to query SQL databases, ADO.NET Datasets and XML documents. This tool
was selected since the Identity Engine is a Windows application and our database is based on Microsoft SQL.
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Figure 6.3: Illustration of Outer Maxima and Ratio of Radii (Highlighted in Purple)
Figure 6.4: Bounding Circles Highlighted in Orange
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6.2 Canny Edge Detection
The basis of Canny Edge Detection is three principals: accuracy in ﬁnding edges, the detected edge should
be as close as possible to the true edge, and the detected edge must only be one pixel wide[36]. It achieves
this by using the ﬁrst derivative of Gaussian functions. The particular implementation used for this project,
and the MATLAB implementation, use the thresholds found with these derivatives to generate a binary edge
map. A binary edge map is an array of pixels where edge pixels are stored as ones or zeroes, and the rest
of the image is the inverse. Which convention is used is a matter of the programmers personal preference.
Our implementation used edges marked by ones with the remaining pixels as zeroes to maintain consistency
between the ﬁnal version and MATLAB prototype.
We selected Canny Edge Detection for multiple reasons. It is more likely to produce closed contours
than the Sobel method. Perhaps more important, due to our heavy reliance on GPUs, is that Canny is highly
parallelizable. Gaussian ﬁlters are applied on small groups of pixels. CUDA allows us the ability to apply
these operators to multiple groups at the same time. This reduces the overall time required to identify an
object.
6.3 Facial Recognition
For the purposes of this proof of concept we decided to forgo facial recognition. Facial recognition is a rich
area of research. Simple target recognition provides enough data to verify the function of the Behavioral
Analysis Engine. It should be noted that the term recognition encapsulates what we separately refer to here
as detection and identiﬁcation. We refer to the components individually due to the distributed nature of our
system.
There are many diﬀerent algorithms and implementations of facial detection. For the purposes of brevity,
I will only discuss one implementation. DeepFace is an algorithm developed and used by Facebook. I have
selected to discuss this algorithm for two reasons. First and foremost, it is arguably the most used implemen-
tation, since there are millions of users on Facebook at any one point in time. Second, it is purported to be the
most accurate algorithm available. In their Conference on Computer Vision and Pattern Recognition paper,
Facebook sighted 97.35% accuracy in matching a face between two images. This exceeded the previously
most accurate algorithm by 27% [37].
DeepFace relies on a computer science theory called Deep Learning. Deep Learning is a highly complex
and rich ﬁeld of research, and there have already been many publications discussing it in depth. For the
purposes of this brief overview, only how DeepFace leverages Deep Learning will be discussed. To identify
unknown faces, DeepFace ﬁrst aligns the facial features to the cameras. This is done by ﬁrst registering
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facial features in two dimensions. The registered features are then mapped onto a generic three dimensional
facial model. Once the 3D representation of the unknown face has been generated, it is rotated so that it is
aligned with the camera. The resulting image then goes through a series of ﬁlters and is normalized. After
the post-processing, facial features are used to query the Deep Network of known faces. If the features match
a known face, an identity is ascribed to it.
One of the goals of this project is to be modular and allow for integration of future technology. The current
implementation of the Identity Engine is designed to be easily replaced with DeepFace or similar system. The
only modiﬁcations that would need to be made to other sections of the pipeline would be modiﬁcation of the
database schema. All other aspects of the pipeline could be used without modiﬁcation.
6.4 Testing
To verify the correctness of the overall algorithm, a prototype was ﬁrst coded in MATLAB. This was due
to the pre-integrated availability of all necessary functions in the MATLAB environment. These functions
include Canny Edge Detection, sockets, SQL insert and query, and image output for debugging. Once the
results were veriﬁed to be correct, the algorithm was translated to CUDA C/C++ and Windows functions.




The database is an essential back-end component for the system because it provides not only a place to store
the vast quantities of data that the system will be generating, but it also provides a connection and method
of communication between components of the project. The database interacts with the Identity Engine by
receiving new images, identities and events of objects moving within the camera frames, as well as providing
images and identities to compare against during object recognition. The behavioral analysis engine then pulls
the new information on events and individual and process them, creating anomalies. Finally the user interface
is consistently polling the database for new information on events and anomalies to display to the monitoring
staﬀ.
7.1 Setup
The database was set up on the server using Microsoft SQL Server Management Studio. Since this is a proof
on concept project, many of the standard database components were ignored. These ignore components
include audit support, database permissions, access levels, and security.
7.2 Schema
The schema was the primary area of development for the database. Since the database was used as a method
of communication for many components of the system, the schema had to match the changing requirements
of each component. Originally, the schema was designed before the implementation of many components of
the project; this was done to create some structure in communication. As seen in Figure 7.1, the approach to
the initial design overly complicated to satisfy all possible situations. However as components of the project
began to implement the database connections, it was easy to realize change was needed in the design.
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Figure 7.1: Original Draft of the Database Schema
7.2.1 Schema Modiﬁcations
The schema was modiﬁed multiple times during the implementation of the project and is likely to continue
to change even after this thesis has been completed. The ﬁrst major modiﬁcation to the schema was the
removal of the FPGA and Stream Format Tables. Since the FPGA will not be communicating with the
database by the end of the project this information will not be used. In the situation that this system becomes
a commercial product, or the FPGA had implemented a database connection for setup, these tables would
be re-added in order to provide that information. The next major schema changes were due to the changing
of behavioral analysis algorithms. The detection and EventAnomlyMap Tables were removed to simplify
how the tables were being processed by the behavioral analysis engine. Instead the schema migrated to the
Camera and DetectionEvent table structure shown in Figure 7.2, where only one event would be created for
and individual entering and exiting the cameras frame. Finally the CameraStat table was added to easily save
and load the statistical information from the database to the behavioral analysis engine.
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Figure 7.2: Final Schema Design
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Chapter 8
Behavioral Analysis Engine Design and
Implementation
The Behavioral Analysis Engine is an essential component to the system it because provides real time analysis
of the data being produced by the other components of the project. During the conceptual creation of the
project many ideas were produced about how to actually detect behavioral anomalies, which were distilled
down to two major types of analysis. The original idea behind the behavioral detection of the project was the
use of Directed Weighted Graph Analysis, but due to complications and constraints it could not be feasibly
implemented. This limitation was due to many factors including time, budget and available technology.
Instead Frame Duration Analysis, subset of the original idea, was implemented.
8.1 Weighted Graph Analysis
When the concept of this massive project was ﬁrst presented it was primarily paired with using Directed
Weighted Graph Analysis for behavioral detection. This behavioral analysis algorithm planned to take advan-
tage of a multitude of information generated from the system, including providing analysis by time, location,
pattern and identity.
Graphs are a popularly accepted mathematical idea that stems from what is known as contemporary graph
theory. Graph theory involves the construction of a graph using nodes and vectors using speciﬁed rule sets.
The graphs in the implementation would represent a building with IP Cameras as nodes at key locations with
individuals creating vectors by moving between the cameras. The directed graph rule set states that a vector
from Node A to Node B is independent and unique from a vector in the opposite direction. This rule set
directly applies to the implementation because the analysis requires a person’s exact location and, without a
direction associated with vectors being declared, the location becomes ambiguous. This ambiguity becomes
even more of a problem when including analysis based on time and identity. The weighted graph rule set
states that a vector has a weight associated with it. This applies to the implementation because with speciﬁed
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weights we can then assign probabilities to each path taken, and we can then modify the probability weights
based on frequency, time, identity and number of connected nodes. These weights can also provide pattern
based analysis especially when examining a graph pertaining only to individuals.
Figure 8.1: Sample of a Directed Weighted Graph
In order to show the possible capability of the directed weighted graph analysis a series of sample sit-
uations have been devised. Initially a person would walk into the view of the cameras and be detected,
recording the relevant information into the database. After the database has saved enough information about
the cameras it can begin to provide analysis on the actions of individuals. As a recognized person begins to
move throughout the network of IP cameras, an anomaly can be generated if they move into an infrequently
traveled area (taking a path with low weight). The system would save all the information on vectors including
information regarding individual creating these vectors, this allows the creation of graphs for each individual
or individually based analysis. These individually based graphs can then be used to further enhance the accu-
racy by examining personal movements with algorithms based on frequency and patterns. Another situation
includes the generation of graphs based on time if an individual is entering the buildings at night where no
night shift exists, an anomaly is generated. This type of analysis can also be expanded when using individual
based graphs to recognize night shift employees based on their time patterns, creating even more cases for
exceptions or conﬁdence in anomaly detection. On top of all of these methods we can also add pattern based
52
analysis, which can also be applied system wide, individually, and to diﬀerent times of the day. However
pattern based analysis can also create unique forms of anomaly detection like the building entrance example,
which says that if a camera is posted on every entrance and an individual appear inside a building without
passing through an entrance creates an anomaly.
Directed Weighted Graph Analysis is still one of the most innovative ideas behind the project, but unfor-
tunately due to various constraints it was not able to be implemented in the project. In order to implement
this idea it required large amounts of already generated data. This lack of generated information became
one of the primary constraints. During the construction of the project, parts of the system were implemented
individually in enhance modularity. This proved a good strategy, but has delayed all data generation. This
delay of information made this type of behavioral analysis eﬀectively impossible to accurately implement in
the time frame. Another major constraint for this analysis was the budget. This type of graph analysis re-
quires many locations and nodes to be accurate and tested thoroughly, requiring many expensive IP Cameras.
All these ideas involved with graph based analysis proved much too ambitious for the scope of the proof of
concept project. In order to complete this project some type of behavioral analysis had to be generated, so we
chose to only pursue Frame Duration Analysis which was originally going to be implemented into the project
as a subsection of the anomaly generation.
8.2 Frame Duration Analysis
Frame Duration Analysis was originally a small component of behavioral detection software that the project
was intended to run. This idea came from two potential applications for the project: security and safety. The
intention of this algorithm is to identify anomalies based on the speed of an individual. For example, in a
hospital if a patient collapses in an abandoned hallway or if a criminal is attempting to escape a building
quickly the system would detect it. Frame duration analysis is actually quite simple. It takes the duration
of an object within a camera frame and compares to the duration of previously seen objects. In both of
the described situations the movement of the individual would quickly become anomalous because they are
moving much slower or faster than the average human.
8.2.1 Implementation
Frame Duration Analysis uses a statistical model known as a normal distribution, shown in Figure 8.2. This
can only be done because statisticians have determined that human walking speed is associated with random
variables that approximately correspond to the normal distribution [13]. In order to compare the movements
of individuals to each other, the system creates an Event for each object that appears in a camera. An Event
contains lots of information including the individual, the camera, and timestamps of both appearance and
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Figure 8.2: Sample of a Normal Distribution (Image Courtesy of Mathisfun.com [3])
disappearance. Using the change in time between entry and exit of an individual in a camera frame, the
duration is calculated. Since the cameras do not move we can assume that the distance is constant, therefore
we can use the duration as a relative speed variable. In order to generate anomalies the system saves the
statistical information for each camera in the database. When an event is completed, we then take the saved
camera information and calculate likelihood of this event occurring naturally. If this event has a 5% or less
chance (two standard deviations from the mean) to occur it is assumed to be anomalous. The camera statistics
are then updated by including the new Event information into the statistical model.
8.2.2 Implementation Complications
The simple implementation of Frame Duration Analysis as it is described above contained many assumptions
and oversights. During the conceptual creation and implementation of the behavioral analysis engine many
of these issues were identiﬁed and solved, based on various theoretical situations. The ﬁrst situation we
encountered was if a person collapses for extremely long period of time (a collapsed patient). Including their
statistics in the model would skew the data and provide more inaccurate results. We have since included
checks where if the individual falls within the most unlikely 0.3% chance (three standard deviations from the
mean) of occurring the statistics are thrown out. Another of the biggest problems with the implementation
of this behavioral analysis is the non-live factor of producing anomalies. Since the anomalies require that
an Event be closed before generating the anomaly, monitoring staﬀ would be pointed to a camera where the
anomaly has previously occurred. In order to solve this problem, active events are polled against the slow
end of the anomaly threshold constantly. However, it is impossible to generate an anomaly for the fast end of
the anomaly threshold before the individual leaves the frame in the current implementation. Another major
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problem with the system is that while reducing the amount of information needed before analysis, a normal
distribution still requires at least 36 data points to be relatively accurate.
8.2.3 Constraints and Assumptions
The scope of the project, and focus on other components has forced us to make a few assumptions that do not
hold in reality. The most important of which is the assumption of consistent distance within a camera frame.
Simply put, we ignored the depth dimension of the camera video feeds. This can cause major problem in
practical applications because an individual further from the camera will take longer to exit the frame than
individuals much closer to the camera. Ideally with more time this could be implemented solving many of
the biggest problems with behavioral detection by allowing real time anomaly generation and more accurate
results. Since the implementation of this system was intended for indoors we have discarded the possibility
of the use of vehicles, which could potentially cause many false positives in the anomaly detection.
Frame Duration Analysis is much easier to implement than Directed Weighted Graph Analysis because
many of the previous constraints on budget and information no longer apply. Directed Weighted Graph
Analysis has a macro based approach, viewing the building as a whole network of IP cameras, whereas the
frame duration analysis only applies to the individual cameras. This allows the behavioral analysis engine to
be tested without having large budgetary needs. The other major constraint associated with DirectedWeighted
Graph Analysis was the lack of generated information. Since Directed Weighted Graph Analysis is a macro
based approach the amount of information required to generate accurate results was large. Frame Duration
Analysis only requires 36 data points in a single camera frame to begin generating anomalies.
8.3 Exit and Entry Type Analysis
Exit and Entry Type Analysis was invented during implementation to solve one of the biggest problems
associated with behavioral analysis, but after further consideration became an essential component of unifying
the theoretical model of the project. This type of behavioral analysis examines the locations of the entry and
exit of an individual in a camera frame.
A major ﬂaw of Frame Duration Analysis is that it fails to account for the position of the object when
it enters the frame. This can be a major problem because individuals that become obscured mid frame are
likely to generate anomalies and negatively inﬂuence the accuracy of the system. In order to ﬁx this problem
a case was created to state that if an individual was detected to entering in the middle of the camera frame
and anomaly would be created. Since the detection algorithms cannot guarantee the consistent detection of
an object a buﬀer was created. This buﬀer allows for the brief lapse in detection without assuming the object
has left the frame. Without this buﬀer any lapse in detection would generate anomalies, which proved to be a
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common occurrence during tests.
The idea behind Entry and Exit Type Analysis could be expanded to incorporate beneﬁts in both Frame
Duration Analysis and Directed Weighted Graph Analysis. During the setup phase of the system the common
entries and exits of individuals from a camera could be identiﬁed and used in graph analysis. As individuals
travel between the cameras the exit position in a camera could greatly increase the probability the system
could predict the next camera in which they will appear. For example an individual exits one of the cameras





The User Interface is the only place for interaction between the user (the surveillance staﬀ) and our system. It
is built to engage the user by following modern design principals and relay the important components of our
project eﬃciently. The User Interface design started with a mock up design seen in Figure 9.1 for conceptual
conﬁrmation, and placement of the functional requirements.
9.1 Mock-up Design
Figure 9.1: Sample Layout of the User Interface
The mock up interface was designed to incorporate modern design principals used in other popular User
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Interfaces. The components of the User Interface were placed in similar locations to other popular interfaces,
primarily having the text box or log at the bottom of the screen and the menu systems on the right or left
hand sides for the screen. Another modern principal commonly used in photography is the rule of thirds [38],
which states that the primary focus of the screen should have its center approximately a third of the way into
the screen and was done for the video feed. This is a list describing the all components of the User Interface,
shown in the Figure 9.1, and describes how each interacts and adds to the User Interface:
1. Video Steam - A simple video stream that displays the video feed from the IP Camera unmodiﬁed.
This is an essential component to all surveillance programs.
2. Identiﬁed Object - Displays the most interesting/abnormal or selected object on screen. Clicking on
the object in the object view on the right will switch the streams and highlight the individual on screen. (This
was deemed an additional feature and could not be implemented in time.)
3. Position on video - Displays the position of the object in the bottom corner. (This was deemed an
additional feature and could not be implemented in time.)
4. Time Stamps - These time stamps simply act as a log reference to help determine the frequency of
actions.
5. Text box - This component acts as an input for the user in order to enhance the information recorded.
(This could potentially be expanded to intake commands and provide additional information.)
6. Information Log - Displays all information about camera statistics, input text, setup and management
notiﬁcations, and most importantly provides notiﬁcations of behavioral anomalies.
7. Object Name - This ﬁeld displays object name and it should have the ability to rename objects. This
should be linked with the database to save inputted information and load new information as it appears. It is
part of the Object Row.
8. Stream Number - This ﬁeld displays the Stream number the object is found on, and is not editable. It
is part of the Object Row.
9 & 10. Position - This ﬁeld displays the X and Y position of the object on the screen, and is not editable.
It is part of the Object Row.
11. Thumbnail - This ﬁeld displays a static image of the camera stream, and should be editable to the
user. It is part of the Stream Row. The Stream row can be selected by calling a function that changes the
stream selected.
12. Stream Number - This ﬁeld displays the stream number, and is not editable. It is part of the Stream
Row.
13. Location & Description - This ﬁeld displays the description of the camera location, and is editable to
the user. It is part of the Stream Row.
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14. Scroll Down bar - Scrollable bars to allow for multitudes of objects improving scalability.
9.2 Requirements
This project will be expected to meet certain standards set forth by Santa Clara University; requirements have
been determined in order to ensure the success of this project. However since this project is a collaboration
between computer and electrical engineering the term “requirements” has been blurred. Also this is a proof
of concept project only further confusing the result of this project. Unlike most traditional types of engi-
neering, computer engineering views requirements as negotiable. It considers only the bare minimum to be
truly required and the rest are extra features. In a computer engineering project features can greatly aﬀect
the outcome of the project for improving performance, ease of use, accessibility, and other widely scalable
non-functional requirements.
9.2.1 Functional Requirements
A functional requirement is a component or feature of our system that either does or does not exist. As our
project is highly modularized each section of system will have its requirement analyzed independently after
they have been described in the design of our system. The requirements that are described in this section are
for only the User Interface and are meant to help us judge whether or not the User Interface component of
this project was a successful venture.
• Video Surveillance Feeds - The User Interface must be able display live security video feeds from the
IP Cameras to the monitoring staﬀ in real time. This includes the adding, swapping and loading of
video feeds.
• Behavioral Analysis - The User Interface must be able to visibly notify the monitoring staﬀ of behav-
ioral anomalies in real time. In order to do this it must be able to establish a reasonable protocol for
connecting to the database.
• Auditing Support - In order to ensure that the users are not abusing the power and information provided
by our system, the User Interface must provide some way for the users actions to be saved in the
database to be audited at a later date.
• Information Correction - The User Interface must be able provide some way for the users to change
the information saved in the database. Our system is not guaranteed to be accurate so the users should
be able to change inaccurate information. This information can also lead to corrections in our other
systems to improve accuracy.
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• Management & Setup - The User Interface must provide information and tools to easily setup and
manage the system.
9.2.2 Non-Functional Requirements
Non-functional requirements are characteristics of the ﬁnal project that cannot be classiﬁed as a feature or
function, but rather are scalable and vaguely deﬁned.
• Usability - The User Interface must be clean, intuitive, and easy to use for the monitoring staﬀ.
• Modularity - The User Interface must be easily modiﬁable in case other components are replaced.
• Accuracy - The User Interface and the system must be able to provide some level of accuracy in our
analysis, in order to make this a eﬃcient product for the monitoring staﬀ to use
• Security - The User Interface must provide easy access to important information while still remaining
secure.
9.3 Implementation
After the components of the mock-up design had been established the actual implementation was able to take
place. Just like any other project the idea put forth originally had to be re-evaluated and made more practical
to implement. The functional requirements that were outlined during design of the mock up interface had
to be prioritized forcing some features to be cut (e.g. the object information box in the middle of the video
feed).
Figure 9.2: Recent Layout of the User Interface
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The start of the implementation began with a massive struggle to eﬀectively understand the tools we were
generously given by Microsofts Dreamspark Program, primarily using Visual Studio Ultimate for the User
Interface. After struggling for some time on the basic User Interface implementation, progress started on the
primary focus for the screen - the video feed from the IP Cameras - because of its high priority. The video
stream requires a connection from the User Interface to the IP Camera. In order to do this a series of calls
must be made over the network creating a RSTP (Real Time Streaming Protocol) stream. While attempting
to setup and understand the RSTP streams, the discovery of an API (Application Programming Interface)
for RSTP streams allowed the bypass of a large part of this implementation. This discovery was a major
boost to the progress of the User Interface because it saved hours of implementation and understanding of
the complicated base level, as well as providing base level of implementation and accomplishment. This API
was provided by VideoLAN, the developers of VLC Player, who created a VLC plugin (with RTSP support)
for ActiveX in the .Net language libraries [39].
After the implementation of the video feed, the next largest priority was the implementation of the menus,
lists, and other navigational components. This step of the implementation began with the placement and
visual design of the User Interface by using and understanding the visual elements provided in Visual Studio
Libraries. This level of implementation can be seen in the screenshot of the interface, Figure 9.2, as everything
was visually in place but had no functionality. The next few steps in the development of the functionality of
the User Interface became a mess of new ideas and backtracking, as the limits of actual functionality were
realized. The current implementations of the next few steps to the User Interface have been outlined below.
• RSTPStream - RSTPStream is a class created to abstract away the elements required to setup a RSTP
stream through VideoLANs API and to properly display the information on screen. This class has the
necessary getters, setters, and constructors, but has very minimal implementation because of its use
simply as a layer of abstraction.
• ListView - This is a built-in class in the .Net libraries but, in order to properly display the information
in the right hand side of the User Interface, a ﬁrm understanding of its implementation is required.
There was lots of testing done with custom modiﬁcations to the standard ListView class but none
accurately portrayed the information and the solution was eventually found in the default class in
obscured references to something called the Grid View.
• Globals - Globals was a class created in order to allow access to speciﬁed elements from all classes
primarily from the main User Interface class Form1 to the Addstream class where the RSTPStream
information needed to add and double check classes.
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• AddStream - This is a secondary form used to popup when the user attempted to add another stream to
the list. This has its own functions and methods enabling the adding of RSTPStream to the Database
and the Globals class.
• Thumbnails - From the beginning thumbnails were wanted to be automatically added when a stream or
object was added to their respective lists. Unfortunately these attempts were abandoned to be replaced
with still images to save time.
The next important step was the construction and setup of the database; this can be seen in Chapter 7
the database implementation chapter. Since all of our software was provided by Mircosofts Dreamspark,
synergy was created between programs which allowed the database schema to be directly imported to the
User Interface. This importation allowed the simple creation of many new classes and increased the speed of
implementation during the rest of the project. Ideally many of the previous created classes could be modiﬁed
to suit this schema to increase cohesiveness and future modularity but time constraints have limited this. The
database connection also allowed the User Interface to directly pull the information saved in the database to be
relevant information in behavioral analysis. The behavioral analysis requires that the information generated
in Behavioral Analysis Engine be updated in real time to the User Interface. In order to do this without
creating major stalls in the User Interface a second thread was created to poll the database on a second by
second basis. This is where progress was halted in order to meet other deadlines for our project.
9.4 Technologies Used
The technologies used in this User Interface are listed below.
• Microsoft Visual Studio Ultimate 2013
• Microsoft LINQ Libraries
• VideoLAN ActiveX Libraries
• Team Foundation Service
• Git
9.5 Risk Management
Throughout the planning of this project we also took into account the risks involved, and the prospect of
not ﬁnishing our design. In order to mitigate the results of our risks we rated each one based on severity
and impact and created mitigation strategies. The likelihood of each risk occurring is outlined in Figures 9.3
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under the P or Probability column and the diﬃculty of the solution to the risk is seen in the S or Severity
column. The I or Impact column is the product of the other two columns and represents how greatly the risk
will aﬀect the project.
Now that the project has been mostly implemented this table, Figure 9.3 was relatively accurate, how-
ever not completely. The major diﬀerences are that the problems from new technologies were much more
signiﬁcant than expected and the electrical integration had been delayed repeatedly. Also, unexpectedly most
software projects have rapidly changing requirements, whereas this project has had relatively no changes to
requirements because this is a proof of concept project. This lack of changing requirements might also be
because the database stands between the User Interface and the rest of the project so any changes can be
incorporated in the database schema instead of the User Interface implementation.
Project Risks Consequence P S I Mitigation
Electrical Integration Delayed end to end
functionality






0.4 7 2.8 Design for Change
Miscommunication Delayed end to end
functionality




0.2 5 1 Weekly Meetings, Long Term
Planning
New Technologies Time delays 0.2 5 1 Plan for Extra Time, Weekly
Meetings
Data Loss Major time setback,
Unable to Meet Dead-
lines
0.1 5 0.5 Maintain up to date Backups




Similar to the development of any system, a test plan was put in place at the beginning of our project in order
to ensure a better ﬁnal product. Since this project was a proof of concept, many the quality concerns were
temporarily ignored in order to further implementation and attempt to get a working pipeline. Since many
of the components of our project are still in development due to the massive scope of our project, extensive
testing has not been conducted.
10.1 Unit Tests
Unit testing will be done throughout the implementation of every module contained within the project. Con-
sidering the independent development of each module, the developer of a module is responsible for the unit
test of their components.
10.2 Integration Tests
Once modules have progressed far enough to be near independent completion, the connections between
components will be established and tested. Integration tests are much more important to the construction of
this project because these tests can be used to help prove the concept behind the project.
10.3 Test Media
For the video processing systems (FPGA back-end and Identity Engine), a multi-tired test plan was developed
in order to assess the suitability and reliability of those subsystems. The test plan is described as follows:
1. Record video from actual cameras used in the project. This footage will be used to provide a consistent
stimulus to all test cases.
2. Develop a simulation of the image processing component in MATLAB.
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3. Run the simulation with the recorded test video, noting any false positives and false negatives.
4. Fine tune the simulation and retest until pass rates are within an acceptable range.
5. Develop the FPGA or GPU implementation of the system and run the hardware implementation with
the same test video, checking for false positives and false negatives.
6. Compare these results to those from the simulation to ensure consistency.
7. Debug implementation, if possible, and account for discrepancies.
8. Perform a live stress test with many moving objects in an attempt to break the implementation.
10.3.1 System Testing
Finally, after all the components have been connected, system testing begins to ensure the entire system works
as a unit. This consists of a full end-to-end test of the system with both recorded and live video.
10.4 Test Results
Due to the limited development time, extensive testing has not been conducted up to this point. However,
simulations of the FPGA back-end have been run against test video captured in the SCU Image Processing
Lab. It was determined that object detection was reliable when the objects were close to the camera, but
began to become less reliable as the object reached the end of the laboratory (approximately 30 ft away).
It was determined that this is likely due to the tolerance parameters on the algorithm being too strict. It is





Most people feel that they have a right to their own privacy. The Bill of Rights in the United States protects
the privacy of its citizens from the government with the unreasonable search and seizure clause. While
people are not aﬀorded quite the same level of protection under the law when in public, a certain amount of
privacy is expected in our society. Up until recently, having some relative degree of privacy in public was
a reasonable assumption. In the years preceding the widespread adoption of CCTV systems, people could
move throughout the public sphere and experience some privacy. Even after institutions began installing their
own CCTV systems, it was still impractical to track every action of an individual even with monitoring staﬀ.
By inserting identiﬁcation technology and behavioral analysis into networked CCTV systems, the project
removes this last limitation to easily tracking the interactions of an individual. Without controls, this system
could be hazardous to our society; it would be easy for someone with access to the system to put a tracker on
a speciﬁc individual and receive updates on their interactions. For example, the system could leave subjects
vulnerable to stalking by individuals with access to the system if safeguards to prevent this type of misuse
are not put in place.
In order to address the privacy implications of the system, it was designed with limits placed on the types
of interactions and amount of information staﬀ can access. In a commercial implementation of the system,
the monitoring staﬀ would be able to view video feeds just as they do today. The video streams would be
augmented to show what has been detected as a face and if it has been successfully identiﬁed. However, this
view would not display any identiﬁcation information about the detected individuals unless they exhibit a
behavioral anomaly and the severity of that anomaly is considered high enough. One such scenario would
be if a patient in an assisted living facility collapses. In this case, information such as location, name, and
medical conditions would be disclosed to the monitoring staﬀ to aid in helping the victim. Any use of the
system to locate or back-trace individuals movements would require an individual’s supervisory approval.
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Any such requests and approvals would be logged by the system and would be subject to auditing to help
prevent abuse.
While there are privacy concerns with a system like this, there are some aspects of a smart CCTV system
which can actually correct injustices that are present in our current society. Because of the way this system
was architected, alerts are only created based on behavior that deviates from a model built oﬀ of prior ob-
servations by the system. Unlike human monitors who are susceptible to race, gender, and other biases, the
computer is not. This can lead to more equal and non-discriminatory utilization of CCTV systems in security
applications.
11.2 Project Development
One of the biggest concerns and ethical implications of this project is the safety and security of people being
monitored. Depending on the application, there may be diﬀerent expectations of the performance of the
system and consequences based on those expectations. For example, in a security application, the system
may act in parallel with trained monitoring staﬀ. The system would be able to alert them to incidents that
it believes are suspicious. However, the monitors should still be attentively looking for incidents the system
missed. In a medical application, there may not be staﬀ monitoring the camera feeds in real time. If a patient
collapses and the system does not catch it, there is the potential for the patient to die. A reality of behavioral
analysis is that it is not entirely accurate or precise. In order to maintain the potential positive impact of the
project, the team must eﬀectively communicate the limitations of the system. However, if customers do not
fully understand the limitations of the system, they may discontinue activities that catch events the cameras
miss. The project is meant as a companion tool rather than a replacement for monitoring staﬀ.
Another major concern is the privacy, security, and storage of personal data. Data anonymization and
retention, speciﬁcally, are common contemporary issues. Many companies store this information in order
to make more informed business decisions and dynamic marketing strategies. The project maintains an
isolated database of personal information entirely generated by the system to ensure data integrity. In a
commercial implementation, this system will restrict access to the data by only displaying information to
authorized monitoring staﬀ when the system believes it is important, and by tracking all other requests for
information. The system will make it easy for the customer to conﬁgure the data retention policy to align
with the organizations documented standards.
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11.3 Team and Organization
With the project focusing on such a sensitive technology as CCTV, the need for personal and team ethics
take on especially high importance. All of the team members understand that, while the project can have
profound social beneﬁts, it can also be used for more nefarious ends if the ethical issues are not adequately
considered. As such, each team member has the responsibility to consider the ethics of each design decision.
If a team member believes that there is an ethical issue that is going unnoticed or unaddressed, they have
the responsibility to bring it up with the team and advisors. Issues are discussed within the group and with
advisors so that the most ethical path is taken. If a team member feels that the system no longer fulﬁlls its
goal of beneﬁting society and is instead doing the opposite, they would be justiﬁed in leaving the project.
Team members understand that their actions not only reﬂect on themselves but also on the group as a whole,
the advisors, the university, and supporting corporations. As such, for each action, the team understands that
it must consider the reputations of all stake holders and how a particular action will reﬂect on them. It is also
possible that the team will be asked by one of the other stakeholders in the project to make certain design
decisions. It is the responsibility of the team to consider the ethics of such requests. If a request appears to
be ethically unsound, the team must discuss the request internally as well as with advisors. If an ethically
appropriate course of action cannot be found to fulﬁll the request, the team must notify the stakeholder of
their decision not to go through with the request and its reason for doing so. That way, the integrity of all
parties involved is protected.
11.4 Summary
Like all CCTV technologies, this project has several points of ethical concern which must be addressed. The
project runs the risk of violating individuals privacy by tracking their interactions within a monitored facility.
In order to mitigate this issue, the development of strict controls were considered in thee design of the system.
The system actually has the potential to provide more ethical and non-discriminatory treatment of subjects
than current human monitored CCTV systems. The design and development team must act responsibly
throughout the project as well as ensuring the future use of this project is ethically oriented. The customer
will need to be instructed on the proper use of the system while prevented from freely accessing personal
information stored within it. The customer must also be informed about the limitations of the system in
order to make informed decisions on how to properly integrate it into their environment. The project, while







Since this project is a form of computing system, it relies heavily on integrated circuits and copper for
interconnects within printed circuit boards. The life cycle assessments of some components are presented to
give some sense of the environmental impact of the electronics that make up the system.
12.1.1 Semiconductor (ICs)
According to Life-cycle Assessment of Semiconductors by Sara B. Boyd of the University of California,
Berkeley [40], the total energy consumption per die (chip) of a semiconductor produced using the 45 nm
process is 1699 MJ/die. Of that total, 1593 MJ/die is use, leaving 106 MJ/die in embodied energy. The same
paper states that the total Global Warming Potential (GWP) per die of a semiconductor produced using the
45 nm process is 47 kgCO2eq/die with 43.2 kgCO2eq/die of that from use. This leaves 3.8 kgCO2eq/die from
production.
12.1.2 Copper
According to the Embodied energy and embodied carbon (ICE) database by Dr. Craig Jones [41], the em-
bodied energy of copper manufactured in bar or sheet form in the EU is 42.00 MJ/kg. Its embodied CO2 is
2.60 kgCO2/kg and 2.71 kgCO2e/kg.
12.1.3 Reducing Embodied Energy and Greenhouse Gas Emissions
Since this is a proof of concept project, it mainly uses oﬀ the shelf development kits for the hardware platform.
No custom PCBs are being manufactured and no ICs are being fabricated. There is very little that can be done
at this stage to reduce embodied energy and greenhouse gas emissions. However, should this project progress
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and custom PCB be created, there are some measures that can be taken to improve the environmental impact.
Since the system uses ICs from Altera, we have no control over the production process of these devices.
However, we can select the IC with the smallest die which fulﬁlls our needs. The smaller the die, the lower
the environmental impact per die. A much more practical way to reduce the environmental impact of the
project is to make the PCBs as small as possible with the shortest copper interconnects possible. Not only
are short interconnects good for signal integrity, but they use less copper and thus lower the embodied energy
and greenhouse gas emissions of the custom hardware components.
12.2 Sustainability
Since the project is a proof of concept system, the sustainability of the prototype was not of primary concern.
However, ecological protection, coupled with economic considerations, were taken into account in the design
of the overall system architecture. The system does require the purchase of FPGA Back-end boards for
each camera as well as a server to contain the database and run the behavioral analysis engine. However,
a conscious decision was made to architect the system so that the preliminary image processing would be
conducted at FPGA boards attached to each camera rather than designing entirely new network cameras to
perform this function. This prevents customers from needing to replace their entire IP camera installation
with new ones when installing the behavioral analysis system which is the focus of this senior design project.
In addition to being able to use existing IP cameras in an installation, the project was designed so that the
existing recording and archival equipment could be used without modiﬁcation. This is because the system
being developed in the senior design project is designed to augment existing setups with behavioral analysis.
The behavioral analysis system inspects video in real time and, because of this, does not need to manage or
have access to video recordings. The system does store logs of what events happen and at what time, but these
logs consist primarily of metadata and do not require the large storage capacity of video archive systems. The
event logs can be combined with recorded video at a later time by matching the timestamps in the metadata
logs to the timestamps in the recorded video.
It is also expected that, as is the case with many new systems, the cost of the system (if productized)
would decrease over time. After the initial proof of concept, additional research could take place in how to
improve the eﬃciency of the design. It is possible, for instance, that multiple cameras could be processed by a
single FPGA Back-end board. If this is the case, fewer FPGA Back-end would be required in an installation,
reducing the overall cost of the system. Further improvements in the software running on the server could
also possible increase the server capacity or lower the system requirements. These cost-lowering measures
would make the technology more accessible to facilities which do not have the funds to install the initial
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model of the behavioral analysis system.
12.3 Frugal Engineering
As with many new technologies, the initial cost of the system is expected to be high. As such, the ﬁrst
revision of the system was not designed for developing markets. The intention was that the early adopters
of the system would be security conscious facilities with large budgets (such as secure government / military
facilities or corporate R&D labs). However, as the technology matures, it is expected that the cost of the
system will decrease. Even though the initial prototype is primarily using high cost, delicate development
kits in place of custom hardware, several frugal engineering principles did inform the design of the system
architecture. Because the system is meant to be used in safety and security applications, ruggedization was
an important feature to consider. Since the Back-end FPGA boards need to be attached to each camera and,
because cameras may be positioned outside, it is possible that the FPGA would need to reside outside. Since
the functionality of the system depends on the FPGA board functioning correctly, it is important that the
FPGA board enclosure be as weather proof as possible. The design of the enclosure would likely consist of
high strength plastic coupled with rubber gaskets to protect the circuit board. All of the connectors would be
rated for use outdoors. While the ruggedization has implications for the product application, it also makes it
automatically suitable for deployment in developing countries where it would potentially not be housed in a
heavily controlled indoor environment.
The project was designed to adapt to current IP surveillance installations. While potential customers in
the developing world may not have existing IP camera installations, the system does provide the ﬂexibility
to use whatever IP cameras are available and within the price range of the customer. This could potentially
improve the aﬀordability of the system.
The frugal innovation concepts used in this project including ruggedization, adaptability, and aﬀordability
do provide some support for the professional issues and constraints detailed in the senior design requirements.
The adaptability and aﬀordability addresses the economics of the system. While it is likely that the system
will initially be costly to create, the ﬂexibility given to the consumer to use either existing IP cameras or
to buy ones that are within their budget will likely help early adoption of the system. As the technology is
reﬁned and eﬃciency is improved, it is likely that the cost of installations will decrease, bringing the system
within the budget of more organizations. The rugiddization and adaptability of the system also addresses the
potential environmental impact of the system. Since the system works with existing IP cameras, facilities do
not have to discard existing IP cameras after the installation. This reuse lowers the environmental impact of
the project. The ruggedization of the boards, coupled with the fact that the FPGA designs can be reconﬁgured
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at a later date with new designs means that the system should remain useful for a long period of time. By





13.1 Aesthetic Considerations for Productization of Project
First impressions are some of the most inﬂuential factors when someone is making a purchasing decision.
The aesthetics of a product are often the ﬁrst impression a perspective customer has. If the aesthetics do
not leave the customer with a good impression, the customer may take their business elsewhere even if the
product is functionally superior to the competition. Since the project has commercial potential, it is especially
important to take visuals into consideration.
While all users within a facility are being monitored by the system, they are not considered the primary
end users. The end users of the system are the monitoring staﬀ who are required to watch and analyze the
CCTV video feeds. The bulk of user interaction with the system occurs through the Graphical User Interface
or GUI. The GUI is the component of the software that shows information as graphical elements and supports
interacting with the system via a mouse, touch screen, or other pointing device. GUIs are vastly superior to
text-based user interfaces for conveying multiple pieces of information to the user at once. In this case, it also
simpliﬁes the user’s experience by hiding the implementation details of the system from the end user.
In addition to providing a good ﬁrst impression of the system, it is also important to provide an experience
that abstracts away the complexity of the underlying implementation. Most people are not interested in the
inner workings of their products and are only concerned that the product performs as advertised. The idea
of this project is to provide a seamless experience to the client. This includes making our hardware as
unobtrusive as possible, ideally keeping it out of sight. The goal of our project is to blend it in with standard
CCTV equipment. To accomplish this, the hardware boxes connected to each camera need to be small,
discrete, and capable of being placed where existing wiring is routed.
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13.1.1 Graphical User Interface (GUI)
The user interface is designed to be used by a small, trained, monitoring team. As a result, the software
design is not as aesthetically pleasing as some other more widely used consumer products. Due to the overall
scope, the project is emphasizing functionality and features over aesthetics. Despite the circumstances of the
project, a few software oriented aesthetic ideas were implemented including: graphical user interface layout
and key aesthetically oriented functional features.
The user interface is oriented similarly to most modern user interfaces (see Figure 13.1). The main section
of the interface is the surveillance video feed. This section is designed to occupy two thirds of the screen for
visual appeal. The remaining part of the screen is divided up into two other sections. While complementing
the modern look of the system, it grants additional functionality for information selection and control. This
design feeds oﬀ a modern photography concept called the Rule of Thirds, which suggests that an image is
more appealing if the main focus is oﬀ center [38]. Adding functionally to the sides of the window, not only
makes the interface more usable, but also more aesthetically pleasing. This concept is commonly used in
software engineering today, particularly in graphical user interfaces.
Figure 13.1: User Interface Concept
Some of the main features of the project were not only included for ease of use, but also for aesthetic
appeal. The mouse can be used to imbue a more dynamic and cleaner feel to the user interface. Revealing
dropdown menus after clicking on an object or video stream is one example of these features. The more time
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available to develop the project, the more reﬁned the interface can be made.
13.1.2 Hardware
There are three major hardware components that make up the system: the CCTV cameras, the servers, and
the FPGA back-end boards. The aesthetics of each component is described in depth below.
CCTV Cameras
The CCTV cameras are purchased oﬀ-the-shelf for the system by the customer. The only requirement is
that the cameras are ONVIF compliant, which many commercial cameras are. As such, the aesthetics of the
cameras are outside of the scope of our project and are determined by the customers purchasing the system.
Ideally, the customer purchases cameras which ﬁt well with the environment in which they are being placed.
This is the only part of the system that is visible to the general public with the possible exception of the FPGA
back-end boards depending on the installation.
Servers
Like the CCTV cameras, the servers are provided by the customer. The system uses the server to run the
Identity Engine, the Database, and the Behavioral Analysis Engine. While these components are crucial
to the functionality of the system, the servers can be located anywhere in the facility. It is likely that the
servers will be located in the organizations server room or datacenter where the general public does not see
them. Since large organizations usually have preferred server providers and often have an existing server
installation, the aesthetics of the server are outside of the scope of the project and rest with the customer.
FPGA Back-end Board
The FPGA Back-end board is the only the component of the system, besides the cameras, which may be
visible to the general public. It is also the only hardware component in the project with which the team has
direct control over aesthetics. Each FPGA Back-end board is linked to a camera via an Ethernet cable and
switch. Because the board does not need to be physically attached to the camera body, it may be hidden
discreetly. For example, the board may be hidden above ceiling tiles where the general public cannot see
it. One of the guiding principles behind the project was that the behavioral analysis system would be able
to integrate seamlessly into existing CCTV systems. As such, the FPGA Back-end boards should not draw
attention to themselves. In order to maintain their low proﬁle, commercial implementations of the boards
would be encased in opaque plastic shells with slots for mounting brackets. The shape of the enclosures
would feature rounded corners with tapered edges and would be thin so that it is less noticeable if a wall
mount is required. The shells would have several status LEDs to indicate the operational state of the boards.
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LCD line displays would be visible through a window in each enclosure and would display detailed diagnostic
information such as the boards IP address and error codes. These features would allow a technician to
diagnose problems with the board eﬃciently while still not drawing attention to the board from the general
public.
It is worth noting that the scope of this senior design project is a proof of concept system. As such, a
development kit has be used in place of a custom FPGA Back-end board. Since the boards being used are not
the ones that would be used in a ﬁnal product, the enclosure described above will not be produced for this
project. The description above represents the aesthetics of the system after the development of custom PCBs




CCTV is one of the most commonly employed safety and security technologies in use today. However, the
use of CCTV to identify and react to incidents in real time has been hampered by its need for human monitors
to make sense of the video feeds. In most cases, the relatively small number of human monitors are unable
to observe the potentially exorbitant number of cameras feeds simultaneously. This has led to CCTV being a
primarily retrospective tool. Due to new advances in technology, it is now possible for machines to perform
some tasks which previously required a human monitor. The project being proposed seeks to use this new
technology to augment existing CCTV systems with behavioral analytics. The system uses a collection of
FPGAs and computers to process video from the cameras and track object movement in a facility. It uses
this information to build a model of normal behavior and ﬂags abnormal movement for review by monitoring
staﬀ. This semi-automated system is not meant to replace human monitors but is meant to draw their attention
to relevant camera feeds.
Since this is a Senior Design project, there was a very limited time span to develop the system. In light of
this, the scope of the project was scaled back to be a proof of concept system. Because several components of
the projects could be Senior Design projects in their own right (such as facial recognition), these components
were replaced with simpler ones to demonstrate basic functionality. An assumption was made that these
components would continue to undergo independent development and could replace the simpler components
used in this project at a later time.
While a substantial amount of progress was made in implementing the system, the ﬁnal implementations
of the FPGA back-end and Identity Engine were not completed. However, MATLAB simulations were
written for each components and were used in the ﬁrst end-to-end demonstration of the system. In addition,
an IP core was created to demonstrate the dataﬂow proposed for the FPGA based accelerator. This demo is
currently non-operational but is actively being debugged and is expected to be operational shortly.
The $47,925.53 theoretical cost of the project may appear exorbitant a ﬁrst glance, however, it is actually
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on par with existing safety and security technologies. Many CCTV systems utilize cameras that cost over
$1,000 each. The proposed budget accounts for both the materials required in an end installation as well as
the development tools which are not part of the end system. Additionally, since this is a proof of concept
design, pre-made development kits are being used instead of custom designed boards. These development
kits contain more components than are necessary for the project. If productions boards were manufactured,
they would likely cost much less than the development kits. A preliminary cost estimate suggests that each
FPGA back-end would cost approximately $566.57 to produce. This is competitive to the pricing of existing
“smart cameras” on the market.
Overall, this was a very ambitious project with profound real world applications. A large amount of
the work set out to be accomplished was completed but there is still room for additional development and
reﬁnement. With additional development time and resources, this system could potentially be productized
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Variant SoC with 3-Gbps Transceivers
Embedded Hard IP Maximum 2 hard PCIe controllers and 1 hard memory controller
Number Logic Elements 110K
Number Transceiver 9
Transceiver Speed Grade 3.125 Gbps
Package Type FBGA
Package Pins 896
Operating Temperature Commercial (0 - 85 deg C)
Additional Notes Lead Free, Engineering Sample
Table 16.1: FPGA (5CSXFC6D6F31C8NES) Overview [6]
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Resource Quantity
Logic Element (LE) 110K
ALM 41,509
Register 166,036
Memory (M10K) 5,570 Kb
Memory (MLAB) 621 Kb
Variable-precision DSP Block 112
18 x 18 Multiplier 224
FPGA PLL 6
HPS PLL 3





PCIe Hard IP Block 2
FPGA Hard Memory Controller 1
HPS Hard Memory Controller 1
ARM Cortex-A9 MPCore Processor Dual-core
Table 16.2: FPGA (5CSXFC6D6F31C8NES) Resource Table [6]
16.2 Object Detection - Matlab Simulation Code
1 % Ch r i s t o p h e r Yarp
2 % Contour Te s t
3 % Sen i o r Des ign
4
5 c l o s e a l l ;
6 c l e a r ; c l c ;
7
8 %x = imread ( ’ e i g h t . t i f ’ ) ;
9 t h r e s h = 80 ;
10 minPts = 10 ;
11 minLength = 2 ;
12
13 s l a ckSqua r eBound ing = 0 . 7 0 ;
14 %s l a c k C i r c l e = ;
15 s l a c kC e n t e r = 6 ;
16
17 s l a c kR a t i o = 1 ;
18
19 r a t i o C e n t e r I n n e r = 3 ;
20 r a t i o C e n t e r O u t e r = 4 . 2 5 ;
21
22 boundingBoxMargin = 5 ;
23
24 imgNameFormat = ’ . / bmp / s t i l l S am p l eM u l t i p l e %010d . bmp ’ ;
25 s ta r t ImgName = 2 ;
26 endImgName = 850 ;
27 %sta r t ImgName = 319 ;
28 %endImgName = 320 ;
29 imgNameStep = 1 ;
30 f p s = 30 / imgNameStep ;
31
32 v ideoFi leName = ’ t r a c k i n g . a v i ’ ;
33
34 M( f l o o r ( ( endImgName−s ta r t ImgName ) / imgNameStep ) ) = s t r u c t ( ’ c d a t a ’ , [ ] , ’ co lormap ’ , [ ] ) ;
35
36 vidFrameNum = 1 ;
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37
38 v i d e oWr i t e r = VideoWr i t e r ( v ideoFi leName ) ;
39 open ( v i d e oWr i t e r ) ;
40
41 f o r frameNum = s ta r t ImgName : imgNameStep : endImgName
42 c l e a r a l l b u t ( ’ t h r e s h ’ , ’ minPt s ’ , ’ minLength ’ , ’ s l a ckSqua r eBound ing ’ , . . .
43 ’ s l a c kC e n t e r ’ , ’ s l a c kR a t i o ’ , ’ r a t i o C e n t e r I n n e r ’ , ’ r a t i o C e n t e r O u t e r ’ , . . .
44 ’ boundingBoxMargin ’ , ’ imgNameFormat ’ , ’ s ta r t ImgName ’ , ’ endImgName ’ , . . .
45 ’ imgNameStep ’ , ’ f p s ’ , ’M’ , ’ frameNum ’ , ’ vidFrameNum ’ , ’ v ideoFi leName ’ , . . .
46 ’ v i d e oWr i t e r ’ ) ;
47
48 f i l eName = s p r i n t f ( imgNameFormat , frameNum ) ;
49 %img = impo r t d a t a ( ’ s t i l l S amp l e 0 000000100 . bmp ’ ) ;
50 %img = impo r t d a t a ( ’ s t i l l S amp l e 0 000000300 . bmp ’ ) ;
51 %img = impo r t d a t a ( ’ s t i l l S amp l e 0 000000600 . bmp ’ ) ;
52 img = impo r t d a t a ( f i l eName ) ;
53
54 d i s p l a y ( [ ’ f rame : ’ f i l eName ] ) ;
55
56 x = r gb2g r ay ( img ) ;
57 f i g = f i g u r e ( 1 ) ;
58 %f i g u r e s i z e from h t t p : / /www. mathworks . com / ma t l a b c e n t r a l / news r e ade r / v i ew t h r e a d /262957
59 s e t ( f i g , ’ P o s i t i o n ’ , [ 0 , 100 , 1280 , 800 ] ) ;
60
61 s u b p l o t ( 2 , 2 , 1 ) ;
62 imshow ( x ) ;
63 t i t l e ( ’ G r ey s c a l e Image ’ ) ;
64 s u b p l o t ( 2 , 2 , 2 ) ;
65 imshow ( img ) ;
66 t i t l e ( [ ’ O r i g i o n a l Img : ’ f i l eName ] , ’ I n t e r p r e t e r ’ , ’ none ’ ) ;
67 %s u b p l o t ( 2 , 2 , 4 )
68 %h1 = h i s t ( doub l e ( x ) , 256 ) ;
69 %p l o t ( h1 )
70 %h1 = im h i s t ( x , 2 5 6 ) ;
71 %p l o t ( h1 )
72
73 s u b p l o t ( 2 , 2 , 3 ) ;
74 %imcon tou r ( x , [ 2 2 5 , 225 ] )
75 c1 = imcon tou r ( x , [ t h r e s h , t h r e s h ] ) ;
76 t i t l e ( ’ Con tou r s ’ ) ;
77
78
79 i x = 1 ;
80 i c = 1 ;
81 n p t s = 0 ;
82 maxX = 0 ;
83 minX = 0 ;
84 maxY = 0 ;
85 minY = 0 ;
86 numCurvesRec = 1 ;
87
88 s t a r t I n d = 1 ;
89 endInd = 1 ;
90
91 [ c1Rows , c1Cols ] = s i z e ( c1 ) ;
92
93 f o r i = 1 : c1Cols
94 i f ( i == i x )
95 s i zeX = maxX−minX ;
96 s i zeY = maxY−minY ;
97
98 i f ( s i zeX > s i zeY )
99 maxSide = s i zeX ;
100 minSide = s i zeY ;
101 e l s e
102 maxSide = s i zeY ;




106 i f ( maxSide>0 && minSide >0)
107 bound ingBoxRat io = minSide / maxSide ;
108 e l s e
109 bound ingBoxRat io = 0 ;
110 end
111 %d i s p l a y ( [ ’ minX ’ num2s t r (minX ) ’ , maxX ’ num2s t r (maxX) ’ , minY ’ num2s t r (
minY ) ’maxY ’ num2s t r (maxY) ] ) ;
112 %d i s p l a y ( [ ’ s i zeX ’ num2s t r ( s i zeX ) ’ , s i zeY ’ num2s t r ( s i zeY ) ] ) ;
113 %d i s p l a y ( [ ’ bound ingBoxRat io ’ num2s t r ( bound ingBoxRat io ) ] ) ;
114
115 %f i l t e r ou t c u r v e s t h a t have two few p o i n t s o r have nonsqua r e
116 %bounding boxes
117 i f ( i ˜= 1 && npt s >=minPts && sizeX > minLength && sizeY > minLength &&
boundingBoxRat io >= s l a ckSqua r eBound ing )
118 %r e c o r d d a t a o f p rev cu rve ( i n c l u d i n g maxx , maxy )
119 s = s t r u c t ( ’ n p t s ’ , np t s , ’minX ’ , minX , ’maxX ’ , maxX , ’minY ’ , minY , ’maxY ’ ,
maxY , ’ s t a r t I n d ’ , s t a r t I n d , ’ endInd ’ , endInd ) ;
120 c u r v e s ( numCurvesRec ) = s ;
121 %d i s p l a y ( [ ’ c o n t o u r ’ num2s t r ( i c ) ’ , p o i n t s = ’ num2s t r ( n p t s ) ’ , ( [ ’
num2s t r (minX ) ’ , ’ num2s t r (maxX) ’ ] , [ ’ num2s t r (minY ) ’ , ’ num2s t r (
maxY) , ’ ] ) ’ ] )
122 numCurvesRec = numCurvesRec+1;
123 end
124 minX = c1 ( 1 , i +1) ;
125 maxX = c1 ( 1 , i +1) ;
126
127 minY = c1 ( 2 , i +1) ;
128 maxY = c1 ( 2 , i +1) ;
129
130 n p t s = c1 ( 2 , i ) ;
131 s t a r t I n d = i x +1;
132 i x = i x + np t s +1;
133 endInd = ix −1;
134 i c = i c +1;
135 e l s e
136 i f ( c1 ( 1 , i ) < minX )
137 minX = c1 ( 1 , i ) ;
138 end
139 i f ( c1 ( 1 , i ) > maxX)
140 maxX = c1 ( 1 , i ) ;
141 end
142 i f ( c1 ( 2 , i ) < minY )
143 minY = c1 ( 2 , i ) ;
144 end
145 i f ( c1 ( 2 , i ) > maxY)





151 %r e c o r d l a s t cu rve
152 s i zeX = maxX−minX ;
153 s i zeY = maxY−minY ;
154
155 i f ( s i zeX > s i zeY )
156 maxSide = s i zeX ;
157 minSide = s i zeY ;
158 e l s e
159 maxSide = s i zeY ;
160 minSide = s i zeX ;
161 end
162
163 i f ( maxSide>0 && minSide >0)
164 bound ingBoxRat io = minSide / maxSide ;
165 e l s e




169 i f ( ˜ i s emp ty ( c1 ) && npt s >=minPts && sizeX > minLength && sizeY > minLength &&
boundingBoxRat io >= s l a ckSqua r eBound ing )
170 %r e c o r d d a t a o f p rev cu rve ( i n c l u d i n g maxx , maxy )
171 s = s t r u c t ( ’ n p t s ’ , np t s , ’minX ’ , minX , ’maxX ’ , maxX , ’minY ’ , minY , ’maxY ’ , maxY , ’
s t a r t I n d ’ , s t a r t I n d , ’ endInd ’ , endInd ) ;
172 c u r v e s ( numCurvesRec ) = s ;
173 d i s p l a y ( [ ’ c o n t o u r ’ num2s t r ( i c ) ’ , p o i n t s = ’ num2s t r ( n p t s ) ’ , ( [ ’ num2s t r (minX )
’ , ’ num2s t r (maxX) ’ ] , [ ’ num2s t r (minY ) ’ , ’ num2s t r (maxY) , ’ ] ) ’ ] )
174 end
175
176 d i s p l a y ( [ ’num con t o u r s : ’ num2s t r ( i c ) ] )
177 d i s p l a y ( [ ’num p o t e n t i a l c o n t o u r s : ’ num2s t r ( numCurvesRec ) ] )
178
179 %check c e n t e r p o i n t s ( t h i s i s n ˆ2 −> no t good ! ! ! ! )
180 used = z e r o s ( l e n g t h ( c u r v e s ) ) ;
181
182 foundCount = 0 ;
183
184 f o r i = 1 : l e n g t h ( c u r v e s )
185 i f ( used ( i ) ==0)
186 c en t e rX = ( c u r v e s ( i ) . maxX + cu r v e s ( i ) . minX ) / 2 ;
187 c en t e rY = ( c u r v e s ( i ) . maxY + cu r v e s ( i ) . minY ) / 2 ;
188 %d i s p l a y ( [ ’ ( ’ num2s t r ( c en t e rX ) ’ , ’ num2s t r ( c en t e rY ) ’ ) ’ ] )
189
190 numConcen t r i c = 1 ;
191 c o n c e n t r i c ( 1 ) = cu r v e s ( i ) ;
192
193 c e n t e rC i r c l eD im = ( ( c u r v e s ( i ) . maxX − cu r v e s ( i ) . minX ) +( c u r v e s ( i ) . maxY + cu r v e s (
i ) . minY ) ) / 2 ;
194
195 f o r j = i +1: l e n g t h ( c u r v e s )
196 centerXnew = ( c u r v e s ( j ) . maxX + cu r v e s ( j ) . minX ) / 2 ;
197 centerYnew = ( c u r v e s ( j ) . maxY + cu r v e s ( j ) . minY ) / 2 ;
198
199 %check i f cu rve a l r e a d y pu t i n b in and i f c e n t e r s a r e same
200 i f ( used ( j ) == 0 && abs ( c en t e rX − centerXnew ) < s l a c kC e n t e r && abs ( cen t e rY
− centerYnew ) < s l a c kC e n t e r )
201 numConcen t r i c = numConcen t r i c + 1 ;
202 c o n c e n t r i c ( numConcen t r i c ) = cu r v e s ( j ) ;
203
204 i f c e n t e rC i r c l eD im > ( ( c u r v e s ( j ) . maxX − cu r v e s ( j ) . minX ) +( c u r v e s ( j ) .
maxY − cu r v e s ( j ) . minY ) ) / 2 ;
205 c e n t e rC i r c l eD im = ( ( c u r v e s ( j ) . maxX − cu r v e s ( j ) . minX ) +( c u r v e s ( j ) .
maxY − cu r v e s ( j ) . minY ) ) / 2 ;
206 c e n t e r = cu r v e s ( j ) ;
207 end




212 % i f more t h an 3 p o s s i b i l i t i e s , we may have t h e t a r g e t , we now need t o
213 % check r a t i o s o f bounding boxes
214 i f ( numConcen t r i c >= 3)
215 d i s p l a y ( [ ’ p o s s i b l y found one a t ( ’ num2s t r ( c en t e rX ) ’ , ’ num2s t r ( c en t e rY )
’ ) ’ ] ) ;
216 %cand i d a t eG roup s = c and i d a t eG roup s +1;
217 %cand i d a t eGroup ( c and i d a t eG roup s ) = c o n c e n t r i c ;
218
219 %now look a t r a t i o s −> may be o v e r k i l l f o r our a p p l i c a t i o n
220 f o und I nn e r = 0 ;
221 f oundOu te r = 0 ;
222 f o r k = 1 : l e n g t h ( c o n c e n t r i c )
223 newCircleDim = ( ( c o n c e n t r i c ( k ) . maxX − c o n c e n t r i c ( k ) . minX ) +( c o n c e n t r i c (
k ) . maxY − c o n c e n t r i c ( k ) . minY ) ) / 2 ;
224 i f abs ( newCircleDim / c e n t e rC i r c l eD im − r a t i o C e n t e r I n n e r ) <= s l a c kR a t i o
225 f o und I nn e r = 1 ;
226 i n n e r = c o n c e n t r i c ( k ) ;
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227 e l s e i f abs ( newCircleDim / c e n t e rC i r c l eD im − r a t i o C e n t e r O u t e r ) <=
s l a c kR a t i o
228 f oundOu te r = 1 ;




233 i f ( f o und I nn e r ˜=0 && foundOu te r ˜=0)
234 %found i t
235 foundCount = foundCount +1;
236 f o u ndS t r = s t r u c t ( ’ c e n t e r ’ , c e n t e r , ’ i n n e r ’ , i n n e r , ’ o u t e r ’ , o u t e r ) ;
237 found ( foundCount ) = f o u ndS t r ;







244 %now p l o t r i n g s and where we found them
245 s u b p l o t ( 2 , 2 , 4 )
246 imshow ( img )
247 t i t l e ( ’ De t e c t e d Ob j e c t s ’ ) ;
248 ho ld on ;
249 f o r l = 1 : l e n g t h ( found )
250 c e n t e rB e g i n = found ( l ) . c e n t e r . s t a r t I n d ;
251 c en t e rEnd = found ( l ) . c e n t e r . endInd ;
252 p l o t ( c1 ( 1 , c e n t e rB eg i n : c en t e rEnd ) , c1 ( 2 , c e n t e rB eg i n : c en t e rEnd ) , ’ y ’ , ’ LineWidth ’ ,
2 ) ;
253
254 i n n e rBeg i n = found ( l ) . i n n e r . s t a r t I n d ;
255 i nne rEnd = found ( l ) . i n n e r . endInd ;
256 p l o t ( c1 ( 1 , i n n e rBeg i n : i nne rEnd ) , c1 ( 2 , i n n e rBeg i n : i nne rEnd ) , ’ g ’ , ’ LineWidth ’ , 2 ) ;
257
258 o u t e rBeg i n = found ( l ) . o u t e r . s t a r t I n d ;
259 ou t e rEnd = found ( l ) . o u t e r . endInd ;
260 p l o t ( c1 ( 1 , o u t e rBeg i n : ou t e rEnd ) , c1 ( 2 , o u t e rBeg i n : ou t e rEnd ) , ’ b ’ , ’ LineWidth ’ , 2 ) ;
261
262 %p l o t bounding box
263 p l o t ( [ ( found ( l ) . o u t e r . minX − boundingBoxMargin ) , ( found ( l ) . o u t e r . minX −
boundingBoxMargin ) , ( found ( l ) . o u t e r . maxX + boundingBoxMargin ) , ( found ( l ) . o u t e r
. maxX + boundingBoxMargin ) , ( found ( l ) . o u t e r . minX − boundingBoxMargin ) ] , . . .
264 [ ( found ( l ) . o u t e r . minY − boundingBoxMargin ) , ( found ( l ) . o u t e r . maxY +
boundingBoxMargin ) , ( found ( l ) . o u t e r . maxY + boundingBoxMargin ) , ( found ( l ) .
o u t e r . minY − boundingBoxMargin ) , ( found ( l ) . o u t e r . minY − boundingBoxMargin
) ] , ’ r ’ , ’ LineWidth ’ , 4 ) ;
265 end
266 ho ld o f f ;
267
268 M( vidFrameNum ) = ge t f r ame ( f i g ) ;
269 w r i t eV id eo ( v i d eoWr i t e r ,M( vidFrameNum ) ) ;
270
271 vidFrameNum = vidFrameNum+1;
272 end
273
274 % Video w r i t e r : h t t p : / /www. mathworks . com / he l p / mat l ab / r e f / v i d e ow r i t e r − c l a s s . h tml
275 c l o s e ( v i d e oWr i t e r ) ;
276
277 implay (M, f p s ) ;
Listing 16.1: Contour Matlab Simulation Code
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latency aware read master.v






16.3.2 Qsys System - GUI View (orion system.qsys)
88
8VH &RQQHFWLRQV 1DPH 'HVFULSWLRQ ([SRUW &ORFN %DVH (QG ,54 2SFRGH1DPH




KIBD[LBFORFN &ORFN,QSXW Double-click to export H[WBFONB
KIBD[LBPDVWHU $;,0DVWHU Double-click to export >KIBD[LBFOR
IKBD[LBFORFN &ORFN,QSXW Double-click to export H[WBFONB
IKBD[LBVODYH $;,6ODYH Double-click to export >IKBD[LBFOR 0x0000_0000 0xffff_ffff
KIBOZBD[LBFORFN &ORFN,QSXW Double-click to export H[WBFONB
KIBOZBD[LBPDVWHU $;,0DVWHU Double-click to export >KIBOZBD[LB
KSVBRQO\BPDVWHU -7$*WR$YDORQ0DVWHU%ULGJH
FON &ORFN,QSXW Double-click to export H[WBFONB
FONBUHVHW 5HVHW,QSXW Double-click to export
PDVWHU $YDORQ0HPRU\0DSSHG0DVWHU Double-click to export >FON@
PDVWHUBUHVHW 5HVHW2XWSXW Double-click to export
V\VLGBTV\V 6\VWHP,'3HULSKHUDO
FON &ORFN,QSXW Double-click to export H[WBFONB
UHVHW 5HVHW,QSXW Double-click to export >FON@
FRQWUROBVODYH $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >FON@ 0x0001_0000 0x0001_0007
OHGBSLR 3,23DUDOOHO,2
FON &ORFN,QSXW Double-click to export H[WBFONB
UHVHW 5HVHW,QSXW Double-click to export >FON@
V $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >FON@ 0x0001_0040 0x0001_005f
H[WHUQDOBFRQQHFWLRQ &RQGXLW OHGBSLRBH[WHUQDOBFRQQHF
GLSVZBSLR 3,23DUDOOHO,2
FON &ORFN,QSXW Double-click to export H[WBFONB
UHVHW 5HVHW,QSXW Double-click to export >FON@
V $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >FON@ 0x0001_0080 0x0001_008f
H[WHUQDOBFRQQHFWLRQ &RQGXLW GLSVZBSLRBH[WHUQDOBFRQ
EXWWRQBSLR 3,23DUDOOHO,2
FON &ORFN,QSXW Double-click to export H[WBFONB
UHVHW 5HVHW,QSXW Double-click to export >FON@
V $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >FON@ 0x0001_00c0 0x0001_00cf
H[WHUQDOBFRQQHFWLRQ &RQGXLW EXWWRQBSLRBH[WHUQDOBFRQ
MWDJBXDUW -7$*8$57
FON &ORFN,QSXW Double-click to export H[WBFONB
UHVHW 5HVHW,QSXW Double-click to export >FON@
DYDORQBMWDJBVODYH $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >FON@ 0x0002_0000 0x0002_0007
ISJDBRQO\BPDVWHU -7$*WR$YDORQ0DVWHU%ULGJH
FON &ORFN,QSXW Double-click to export H[WBFONB
FONBUHVHW 5HVHW,QSXW Double-click to export
PDVWHU $YDORQ0HPRU\0DSSHG0DVWHU Double-click to export >FON@
PDVWHUBUHVHW 5HVHW2XWSXW Double-click to export
LQWUBFDSWXUHUB ,QWHUUXSW&DSWXUH0RGXOH
FORFN &ORFN,QSXW Double-click to export H[WBFONB IRQ 0 IRQ 31
UHVHWBVLQN 5HVHW,QSXW Double-click to export >FORFN@




FON &ORFN2XWSXW Double-click to export H[WBFONB
FONBUHVHW 5HVHW2XWSXW Double-click to export
UHIFONB &ORFN6RXUFH
FONBLQ &ORFN,QSXW UHIFONB
FONBLQBUHVHW 5HVHW,QSXW Double-click to export
FON &ORFN2XWSXW Double-click to export UHIFONB
FONBUHVHW 5HVHW2XWSXW Double-click to export
SOOB $OWHUD3//
UHIFON &ORFN,QSXW Double-click to export PHPBLIBGG
UHVHW 5HVHW,QSXW Double-click to export >UHIFON@
RXWFON &ORFN2XWSXW Double-click to export SOOBBRXWFON
PPBFORFNBFURVVLQJ $YDORQ00&ORFN&URVVLQJ%ULGJH
PBFON &ORFN,QSXW Double-click to export SOOBBRXWFON
PBUHVHW 5HVHW,QSXW Double-click to export >PBFON@
VBFON &ORFN,QSXW Double-click to export H[WBFONB
VBUHVHW 5HVHW,QSXW Double-click to export >VBFON@
V $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >VBFON@ 0x0000_0000 0x3fff_ffff
P $YDORQ0HPRU\0DSSHG0DVWHU Double-click to export >PBFON@
PHPBLIBGGUBISJD ''56'5$0&RQWUROOHUZLWK8QL3+<
SOOBUHIBFON &ORFN,QSXW Double-click to export UHIFONB
JOREDOBUHVHW 5HVHW,QSXW Double-click to export
VRIWBUHVHW 5HVHW,QSXW Double-click to export
DILBFON &ORFN2XWSXW Double-click to export PHPBLIBGGU
DILBKDOIBFON &ORFN2XWSXW Double-click to export PHPBLIBGGU
DILBUHVHW 5HVHW2XWSXW Double-click to export
DILBUHVHWBH[SRUW 5HVHW2XWSXW Double-click to export
PHPRU\ &RQGXLW ISJDBPHPRU\
DYOB $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >PSBFPGBFON 0x0000_0000 0x0fff_ffff
PSBFPGBFONB &ORFN,QSXW Double-click to export SOOBBRXWFON
PSBFPGBUHVHWBQB 5HVHW,QSXW Double-click to export
PSBUILIRBFONB &ORFN,QSXW Double-click to export SOOBBRXWFON
PSBUILIRBUHVHWBQB 5HVHW,QSXW Double-click to export
PSBZILIRBFONB &ORFN,QSXW Double-click to export SOOBBRXWFON
PSBZILIRBUHVHWBQB 5HVHW,QSXW Double-click to export
PSBUILIRBFONB &ORFN,QSXW Double-click to export SOOBBRXWFON
PSBUILIRBUHVHWBQB 5HVHW,QSXW Double-click to export
PSBZILIRBFONB &ORFN,QSXW Double-click to export SOOBBRXWFON
PSBZILIRBUHVHWBQB 5HVHW,QSXW Double-click to export
PSBUILIRBFONB &ORFN,QSXW Double-click to export SOOBBRXWFON
PSBUILIRBUHVHWBQB 5HVHW,QSXW Double-click to export
PSBZILIRBFONB &ORFN,QSXW Double-click to export SOOBBRXWFON
PSBZILIRBUHVHWBQB 5HVHW,QSXW Double-click to export
PSBUILIRBFONB &ORFN,QSXW Double-click to export SOOBBRXWFON
PSBUILIRBUHVHWBQB 5HVHW,QSXW Double-click to export
PSBZILIRBFONB &ORFN,QSXW Double-click to export SOOBBRXWFON





PBFON &ORFN,QSXW Double-click to export H[WBFONB
PBUHVHW 5HVHW,QSXW Double-click to export >PBFON@
VBFON &ORFN,QSXW Double-click to export SOOBBRXWFON
VBUHVHW 5HVHW,QSXW Double-click to export >VBFON@
V $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >VBFON@ 0x0003_0000 0x0003_0fff
P $YDORQ0HPRU\0DSSHG0DVWHU Double-click to export >PBFON@
,PJ'LIIB ,PDJH'LIIHUHQFH
FONBLQ &ORFN,QSXW Double-click to export unconnected
FONBLQBUHVHW 5HVHW,QSXW Double-click to export >FONBLQ@
PDVWHUBZULWH $YDORQ0HPRU\0DSSHG0DVWHU Double-click to export >FONBLQ@
PDVWHUBUHDG $YDORQ0HPRU\0DSSHG0DVWHU Double-click to export >FONBLQ@
FVU $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >FONBLQ@ 0x0000 0x07ff
,37HVWB 7HVW,3
FONBLQ &ORFN,QSXW Double-click to export SOOBBRXWFON
FONBLQBUHVHW 5HVHW,QSXW Double-click to export >FONBLQ@
PDVWHUBZULWH $YDORQ0HPRU\0DSSHG0DVWHU Double-click to export >FONBLQ@
PDVWHUBUHDG $YDORQ0HPRU\0DSSHG0DVWHU Double-click to export >FONBLQ@
FVU $YDORQ0HPRU\0DSSHG6ODYH Double-click to export >FONBLQ@ 0x0800 0x0fff
Figure 16.1: Qsys Design - GUI View (orion system.qsys)
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16.3.3 Qsys System - Code View (orion system.qsys)
1 <?xml v e r s i o n=” 1 . 0 ” encod ing=”UTF−8” ?>
2 <sys tem name=” $$ {FILENAME } ”>
3 <component
4 name=” $$ {FILENAME } ”
5 d isp layName=” $$ {FILENAME } ”
6 v e r s i o n=” 1 . 0 ”
7 d e s c r i p t i o n=” ”
8 t a g s=” ”
9 c a t e g o r i e s=” System ” />
10 <pa r ame t e r name=” bonusData ”>< ! [CDATA[ bonusData
11 {
12 e l emen t $$ {FILENAME }
13 {
14 }
15 e l emen t I PT e s t 0
16 {
17 datum s o r t I n d e x
18 {
19 v a l u e = ”16” ;
20 t y p e = ” i n t ” ;
21 }
22 }
23 e l emen t ImgDi f f 0
24 {
25 datum s o r t I n d e x
26 {
27 v a l u e = ”15” ;
28 t y p e = ” i n t ” ;
29 }
30 }
31 e l emen t j t a g u a r t . a v a l o n j t a g s l a v e
32 {
33 datum lo ck edAdd r e s s
34 {
35 v a l u e = ” 1 ” ;
36 t y p e = ” boo l e an ” ;
37 }
38 datum baseAdd re s s
39 {
40 v a l u e = ”131072” ;
41 t y p e = ” S t r i n g ” ;
42 }
43 }
44 e l emen t i n t r c a p t u r e r 0 . a v a l o n s l a v e 0
45 {
46 datum lo ck edAdd r e s s
47 {
48 v a l u e = ” 1 ” ;
49 t y p e = ” boo l e an ” ;
50 }
51 datum baseAdd re s s
52 {
53 v a l u e = ”196608” ;
54 t y p e = ” S t r i n g ” ;
55 }
56 }
57 e l emen t mem i f dd r3 f pga . a v l 0
58 {
59 datum baseAdd re s s
60 {
61 v a l u e = ” 0 ” ;
62 t y p e = ” S t r i n g ” ;
63 }
64 }
65 e l emen t b u t t o n p i o
66 {
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67 datum s o r t I n d e x
68 {
69 v a l u e = ” 5 ” ;
70 t y p e = ” i n t ” ;
71 }
72 datum s o p c e d i t o r e x p a n d e d
73 {
74 v a l u e = ” 1 ” ;
75 t y p e = ” boo l e an ” ;
76 }
77 }
78 e l emen t s y s i d q s y s . c o n t r o l s l a v e
79 {
80 datum lo ck edAdd r e s s
81 {
82 v a l u e = ” 1 ” ;
83 t y p e = ” boo l e an ” ;
84 }
85 datum baseAdd re s s
86 {
87 v a l u e = ”65536” ;
88 t y p e = ” S t r i n g ” ;
89 }
90 }
91 e l emen t I PT e s t 0 . c s r
92 {
93 datum baseAdd re s s
94 {
95 v a l u e = ”2048” ;
96 t y p e = ” S t r i n g ” ;
97 }
98 }
99 e l emen t ImgDi f f 0 . c s r
100 {
101 datum baseAdd re s s
102 {
103 v a l u e = ” 0 ” ;
104 t y p e = ” S t r i n g ” ;
105 }
106 }
107 e l emen t d i p sw p i o
108 {
109 datum s o r t I n d e x
110 {
111 v a l u e = ” 4 ” ;
112 t y p e = ” i n t ” ;
113 }
114 }
115 e l emen t e x t c l k 5 0
116 {
117 datum s o r t I n d e x
118 {
119 v a l u e = ” 9 ” ;
120 t y p e = ” i n t ” ;
121 }
122 }
123 e l emen t hps 0 . f 2 h a x i s l a v e
124 {
125 datum lo ck edAdd r e s s
126 {
127 v a l u e = ” 0 ” ;
128 t y p e = ” boo l e an ” ;
129 }
130 datum baseAdd re s s
131 {
132 v a l u e = ” 0 ” ;




136 e l emen t f p g a o n l y ma s t e r
137 {
138 datum s o r t I n d e x
139 {
140 v a l u e = ” 7 ” ;
141 t y p e = ” i n t ” ;
142 }
143 }
144 e l emen t hps 0
145 {
146 datum s o r t I n d e x
147 {
148 v a l u e = ” 0 ” ;
149 t y p e = ” i n t ” ;
150 }
151 }
152 e l emen t h p s o n l y ma s t e r
153 {
154 datum s o r t I n d e x
155 {
156 v a l u e = ” 1 ” ;
157 t y p e = ” i n t ” ;
158 }
159 }
160 e l emen t i n t r c a p t u r e r 0
161 {
162 datum s o r t I n d e x
163 {
164 v a l u e = ” 8 ” ;
165 t y p e = ” i n t ” ;
166 }
167 }
168 e l emen t j t a g u a r t . i r q
169 {
170 datum t a g s
171 {
172 v a l u e = ” ” ;
173 t y p e = ” S t r i n g ” ;
174 }
175 }
176 e l emen t j t a g u a r t
177 {
178 datum s o r t I n d e x
179 {
180 v a l u e = ” 6 ” ;
181 t y p e = ” i n t ” ;
182 }
183 }
184 e l emen t l e d p i o
185 {
186 datum s o r t I n d e x
187 {
188 v a l u e = ” 3 ” ;
189 t y p e = ” i n t ” ;
190 }
191 }
192 e l emen t mem i f dd r3 f pga
193 {
194 datum s o r t I n d e x
195 {
196 v a l u e = ”13” ;
197 t y p e = ” i n t ” ;
198 }
199 }
200 e l emen t mm c l o c k c r o s s i n g b r i d g e 0
201 {
202 datum s o r t I n d e x
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203 {
204 v a l u e = ”12” ;
205 t y p e = ” i n t ” ;
206 }
207 }
208 e l emen t mm c l o c k c r o s s i n g b r i d g e 1
209 {
210 datum s o r t I n d e x
211 {
212 v a l u e = ”14” ;
213 t y p e = ” i n t ” ;
214 }
215 }
216 e l emen t p l l 0
217 {
218 datum s o r t I n d e x
219 {
220 v a l u e = ”11” ;
221 t y p e = ” i n t ” ;
222 }
223 }
224 e l emen t r e f c l k 1 0 0
225 {
226 datum s o r t I n d e x
227 {
228 v a l u e = ”10” ;
229 t y p e = ” i n t ” ;
230 }
231 }
232 e l emen t j t a g u a r t . r e s e t
233 {
234 datum t a g s
235 {
236 v a l u e = ” ” ;
237 t y p e = ” S t r i n g ” ;
238 }
239 }
240 e l emen t mm c l o c k c r o s s i n g b r i d g e 1 . s0
241 {
242 datum baseAdd re s s
243 {
244 v a l u e = ”196608” ;
245 t y p e = ” S t r i n g ” ;
246 }
247 }
248 e l emen t mm c l o c k c r o s s i n g b r i d g e 0 . s0
249 {
250 datum baseAdd re s s
251 {
252 v a l u e = ” 0 ” ;
253 t y p e = ” S t r i n g ” ;
254 }
255 }
256 e l emen t d i p sw p i o . s1
257 {
258 datum lo ck edAdd r e s s
259 {
260 v a l u e = ” 1 ” ;
261 t y p e = ” boo l e an ” ;
262 }
263 datum baseAdd re s s
264 {
265 v a l u e = ”65664” ;
266 t y p e = ” S t r i n g ” ;
267 }
268 }
269 e l emen t l e d p i o . s1
270 {
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271 datum lo ck edAdd r e s s
272 {
273 v a l u e = ” 1 ” ;
274 t y p e = ” boo l e an ” ;
275 }
276 datum baseAdd re s s
277 {
278 v a l u e = ”65600” ;
279 t y p e = ” S t r i n g ” ;
280 }
281 }
282 e l emen t b u t t o n p i o . s1
283 {
284 datum lo ck edAdd r e s s
285 {
286 v a l u e = ” 1 ” ;
287 t y p e = ” boo l e an ” ;
288 }
289 datum baseAdd re s s
290 {
291 v a l u e = ”65728” ;
292 t y p e = ” S t r i n g ” ;
293 }
294 }
295 e l emen t s y s i d q s y s
296 {
297 datum s o r t I n d e x
298 {
299 v a l u e = ” 2 ” ;




304 ] ]>< / pa r ame t e r>
305 <pa r ame t e r name=” c l o c kC r o s s i n gAdap t e r ” v a l u e=”FIFO” />
306 <pa r ame t e r name=” d ev i c e ” v a l u e=”5CSXFC6D6F31C8ES” />
307 <pa r ame t e r name=” dev i c eFami l y ” v a l u e=” Cyclone V” />
308 <pa r ame t e r name=” dev i ceSpeedGrade ” v a l u e=”8 H6” />
309 <pa r ame t e r name=” fab r i cMode ” va l u e=”QSYS” />
310 <pa r ame t e r name=” gene ra t eLegacyS im ” va l u e=” f a l s e ” />
311 <pa r ame t e r name=” g e n e r a t i o n I d ” v a l u e=”0” />
312 <pa r ame t e r name=” g l o b a lRe s e tBu s ” v a l u e=” f a l s e ” />
313 <pa r ame t e r name=” hd lLanguage ” v a l u e=”VERILOG” />
314 <pa r ame t e r name=” maxAdd i t i ona lLa t ency ” v a l u e=”4” />
315 <pa r ame t e r name=” pro jec tName ” va l u e=” o r i o n s y s t em . qpf ” />
316 <pa r ame t e r name=” s o p cBo r d e r P o i n t s ” v a l u e=” f a l s e ” />
317 <pa r ame t e r name=” sys temHash ” v a l u e=”1” />
318 <pa r ame t e r name=” t imeStamp ” va l u e=” 1399677421041 ” />
319 <pa r ame t e r name=” useTes tBenchNamingPa t t e rn ” v a l u e=” f a l s e ” />
320 < i n s t a n c e S c r i p t>< / i n s t a n c e S c r i p t>
321 < i n t e r f a c e name=”memory” i n t e r n a l=” hps 0 . memory” t ype=” c o n d u i t ” d i r=” end ” />
322 < i n t e r f a c e name=” h p s 0 h p s i o ” i n t e r n a l=” hps 0 . h p s i o ” t ype=” c o n d u i t ” d i r=” end ” />
323 < i n t e r f a c e name=” c l k 5 0 ” i n t e r n a l=” e x t c l k 5 0 . c l k i n ” t ype=” c l o ck ” d i r=” end ” />
324 < i n t e r f a c e
325 name=” l e d p i o e x t e r n a l c o n n e c t i o n ”
326 i n t e r n a l=” l e d p i o . e x t e r n a l c o n n e c t i o n ”
327 t y p e=” c o n d u i t ”
328 d i r=” end ” />
329 < i n t e r f a c e
330 name=” d i p sw p i o e x t e r n a l c o n n e c t i o n ”
331 i n t e r n a l=” d i p sw p i o . e x t e r n a l c o n n e c t i o n ”
332 t y p e=” c o n d u i t ”
333 d i r=” end ” />
334 < i n t e r f a c e
335 name=” b u t t o n p i o e x t e r n a l c o n n e c t i o n ”
336 i n t e r n a l=” b u t t o n p i o . e x t e r n a l c o n n e c t i o n ”
337 t y p e=” c o n d u i t ”
338 d i r=” end ” />
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339 < i n t e r f a c e
340 name=” h p s 0 h 2 f r e s e t ”
341 i n t e r n a l=” hps 0 . h 2 f r e s e t ”
342 t y p e=” r e s e t ”
343 d i r=” s t a r t ” />
344 < i n t e r f a c e
345 name=” fpga memory ”
346 i n t e r n a l=” mem i f dd r3 f pga . memory”
347 t y p e=” c o n d u i t ”
348 d i r=” end ” />
349 < i n t e r f a c e
350 name=” fpga memory oc t ”
351 i n t e r n a l=” mem i f dd r3 f pga . o c t ”
352 t y p e=” c o n d u i t ”
353 d i r=” end ” />
354 < i n t e r f a c e name=” r e f c l k 1 0 0 ” i n t e r n a l=” r e f c l k 1 0 0 . c l k i n ” t ype=” c l o ck ” d i r=” end ” />
355 < i n t e r f a c e
356 name=” r e s e t 5 0 ”
357 i n t e r n a l=” e x t c l k 5 0 . c l k i n r e s e t ”
358 t y p e=” r e s e t ”
359 d i r=” end ” />
360 < i n t e r f a c e
361 name=” m em i f d d r 3 f p g a s t a t u s ”
362 i n t e r n a l=” mem i f dd r3 f pga . s t a t u s ”
363 t y p e=” c o n d u i t ”
364 d i r=” end ” />
365 < i n t e r f a c e
366 name=” m em i f d d r 3 f p g a p l l s h a r i n g ”
367 i n t e r n a l=” mem i f dd r3 f pga . p l l s h a r i n g ”
368 t y p e=” c o n d u i t ”
369 d i r=” end ” />
370 <module
371 k ind=” a l t e r a a v a l o n s y s i d q s y s ”
372 v e r s i o n=” 13 .0 ”
373 e n ab l ed=”1”
374 name=” s y s i d q s y s ”>
375 <pa r ame t e r name=” i d ” v a l u e=” −1395322102 ” />
376 <pa r ame t e r name=” t imes t amp ” va l u e=”0” />
377 <pa r ame t e r name=”AUTO CLK CLOCK RATE” va l u e=” 50000000 ” />
378 <pa r ame t e r name=”AUTO DEVICE FAMILY” va l u e=” Cyclone V” />
379 < / module>
380 <module k ind=” a l t e r a h p s ” v e r s i o n=” 1 3 . 0 . 1 ” enab l ed=”1” name=” hps 0 ”>
381 <pa r ame t e r name=”MEMVENDOR” va l u e=”JEDEC” />
382 <pa r ame t e r name=”MEMFORMAT” va l u e=”DISCRETE” />
383 <pa r ame t e r name=”RDIMM CONFIG” va l u e=” 0000000000000000 ” />
384 <pa r ame t e r name=”LRDIMM EXTENDED CONFIG”>0x000000000000000000< / pa r ame t e r>
385 <pa r ame t e r name=”DISCRETE FLY BY” va l u e=” t r u e ” />
386 <pa r ame t e r name=”DEVICE DEPTH” va l u e=”1” />
387 <pa r ame t e r name=”MEM MIRROR ADDRESSING” va l u e=”0” />
388 <pa r ame t e r name=”MEM CLK FREQ MAX” va l u e=” 800 .0 ” />
389 <pa r ame t e r name=”MEM ROW ADDR WIDTH” va l u e=” 15 ” />
390 <pa r ame t e r name=”MEM COL ADDR WIDTH” va l u e=” 10 ” />
391 <pa r ame t e r name=”MEM DQ WIDTH” va l u e=” 40 ” />
392 <pa r ame t e r name=”MEM DQ PER DQS” va l u e=”8” />
393 <pa r ame t e r name=”MEM BANKADDRWIDTH” va l u e=”3” />
394 <pa r ame t e r name=”MEM IF DM PINS EN” va l u e=” t r u e ” />
395 <pa r ame t e r name=”MEM IF DQSN EN” va l u e=” t r u e ” />
396 <pa r ame t e r name=”MEM NUMBER OF DIMMS” va l u e=”1” />
397 <pa r ame t e r name=”MEM NUMBER OF RANKS PER DIMM” va l u e=”1” />
398 <pa r ame t e r name=”MEM NUMBER OF RANKS PER DEVICE” va l u e=”1” />
399 <pa r ame t e r name=”MEM RANK MULTIPLICATION FACTOR” va l u e=”1” />
400 <pa r ame t e r name=”MEM CK WIDTH” va l u e=”1” />
401 <pa r ame t e r name=”MEM CS WIDTH” va l u e=”1” />
402 <pa r ame t e r name=”MEM CLK EN WIDTH” va l u e=”1” />
403 <pa r ame t e r name=”ALTMEMPHY COMPATIBLE MODE” va l u e=” f a l s e ” />
404 <pa r ame t e r name=”NEXTGEN” va l u e=” t r u e ” />
405 <pa r ame t e r name=”MEM IF BOARD BASE DELAY” va l u e=” 10 ” />
406 <pa r ame t e r name=”MEM IF SIM VALID WINDOW” va l u e=”0” />
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407 <pa r ame t e r name=”MEM GUARANTEED WRITE INIT” va l u e=” f a l s e ” />
408 <pa r ame t e r name=”MEM VERBOSE” va l u e=” t r u e ” />
409 <pa r ame t e r name=”PINGPONGPHY EN” va l u e=” f a l s e ” />
410 <pa r ame t e r name=”REFRESH BURST VALIDATION” va l u e=” f a l s e ” />
411 <pa r ame t e r name=”MEM BL” va l u e=”OTF” />
412 <pa r ame t e r name=”MEM BT” va l u e=” S e q u e n t i a l ” />
413 <pa r ame t e r name=”MEM ASR” va l u e=”Manual ” />
414 <pa r ame t e r name=”MEM SRT” va l u e=”Normal ” />
415 <pa r ame t e r name=”MEM PD” va l u e=”DLL o f f ” />
416 <pa r ame t e r name=”MEM DRV STR” va l u e=”RZQ /6 ” />
417 <pa r ame t e r name=”MEM DLL EN” va l u e=” t r u e ” />
418 <pa r ame t e r name=”MEM RTT NOM” va l u e=”RZQ /6 ” />
419 <pa r ame t e r name=”MEM RTT WR” va l u e=”Dynamic ODT o f f ” />
420 <pa r ame t e r name=”MEMWTCL” va l u e=”6” />
421 <pa r ame t e r name=”MEM ATCL” va l u e=” D i s ab l e d ” />
422 <pa r ame t e r name=”MEM TCL” va l u e=”7” />
423 <pa r ame t e r name=”MEM AUTO LEVELING MODE” va l u e=” t r u e ” />
424 <pa r ame t e r name=”MEM USER LEVELING MODE” va l u e=” Leve l i n g ” />
425 <pa r ame t e r name=”MEM INIT EN” va l u e=” f a l s e ” />
426 <pa r ame t e r name=”MEM INIT FILE” va l u e=” ” />
427 <pa r ame t e r name=”DAT DATA WIDTH” va l u e=” 32 ” />
428 <pa r ame t e r name=”TIMING TIS” va l u e=” 170 ” />
429 <pa r ame t e r name=”TIMING TIH” va l u e=” 120 ” />
430 <pa r ame t e r name=”TIMING TDS” va l u e=” 10 ” />
431 <pa r ame t e r name=”TIMING TDH” va l u e=” 45 ” />
432 <pa r ame t e r name=”TIMING TDQSQ” va l u e=” 100 ” />
433 <pa r ame t e r name=”TIMING TQHS” va l u e=” 300 ” />
434 <pa r ame t e r name=”TIMING TQH” va l u e=” 0 . 38 ” />
435 <pa r ame t e r name=”TIMING TDQSCK” va l u e=” 225 ” />
436 <pa r ame t e r name=”TIMING TDQSCKDS” va l u e=” 450 ” />
437 <pa r ame t e r name=”TIMING TDQSCKDM” va l u e=” 900 ” />
438 <pa r ame t e r name=”TIMING TDQSCKDL” va l u e=” 1200 ” />
439 <pa r ame t e r name=”TIMING TDQSS” va l u e=” 0 . 27 ” />
440 <pa r ame t e r name=”TIMING TDQSH” va l u e=” 0 . 35 ” />
441 <pa r ame t e r name=”TIMING TQSH” va l u e=” 0 . 4 ” />
442 <pa r ame t e r name=”TIMING TDSH” va l u e=” 0 . 18 ” />
443 <pa r ame t e r name=”TIMING TDSS” va l u e=” 0 . 18 ” />
444 <pa r ame t e r name=”MEM TINIT US” va l u e=” 500 ” />
445 <pa r ame t e r name=”MEM TMRD CK” va l u e=”4” />
446 <pa r ame t e r name=”MEM TRAS NS” va l u e=” 35 .0 ” />
447 <pa r ame t e r name=”MEM TRCD NS” va l u e=” 13 .75 ” />
448 <pa r ame t e r name=”MEM TRP NS” va l u e=” 13 .75 ” />
449 <pa r ame t e r name=”MEM TREFI US” va l u e=” 7 . 8 ” />
450 <pa r ame t e r name=”MEM TRFC NS” va l u e=” 260 .0 ” />
451 <pa r ame t e r name=”CFG TCCD NS” va l u e=” 2 . 5 ” />
452 <pa r ame t e r name=”MEM TWR NS” va l u e=” 15 .0 ” />
453 <pa r ame t e r name=”MEMTWTR” va l u e=”4” />
454 <pa r ame t e r name=”MEM TFAW NS” va l u e=” 30 .0 ” />
455 <pa r ame t e r name=”MEM TRRD NS” va l u e=” 10 .0 ” />
456 <pa r ame t e r name=”MEM TRTP NS” va l u e=” 10 .0 ” />
457 <pa r ame t e r name=”POWER OF TWO BUS” va l u e=” f a l s e ” />
458 <pa r ame t e r name=”SOPC COMPAT RESET” va l u e=” f a l s e ” />
459 <pa r ame t e r name=”AVL MAX SIZE” va l u e=”4” />
460 <pa r ame t e r name=”BYTE ENABLE” va l u e=” t r u e ” />
461 <pa r ame t e r name=”ENABLE CTRL AVALON INTERFACE” va l u e=” t r u e ” />
462 <pa r ame t e r name=”CTL DEEP POWERDN EN” va l u e=” f a l s e ” />
463 <pa r ame t e r name=”CTL SELF REFRESH EN” va l u e=” f a l s e ” />
464 <pa r ame t e r name=”AUTO POWERDN EN” va l u e=” f a l s e ” />
465 <pa r ame t e r name=”AUTO PD CYCLES” va l u e=”0” />
466 <pa r ame t e r name=”CTL USR REFRESH EN” va l u e=” f a l s e ” />
467 <pa r ame t e r name=”CTL AUTOPCH EN” va l u e=” f a l s e ” />
468 <pa r ame t e r name=”CTL ZQCAL EN” va l u e=” f a l s e ” />
469 <pa r ame t e r name=”ADDR ORDER” va l u e=”0” />
470 <pa r ame t e r name=”CTL LOOK AHEAD DEPTH” va l u e=”4” />
471 <pa r ame t e r name=”CONTROLLER LATENCY” va l u e=”5” />
472 <pa r ame t e r name=”CFG REORDER DATA” va l u e=” t r u e ” />
473 <pa r ame t e r name=”STARVE LIMIT” va l u e=” 10 ” />
474 <pa r ame t e r name=”CTL CSR ENABLED” va l u e=” f a l s e ” />
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475 <pa r ame t e r name=”CTL CSR CONNECTION” va l u e=”INTERNAL JTAG” />
476 <pa r ame t e r name=”CTL ECC ENABLED” va l u e=” f a l s e ” />
477 <pa r ame t e r name=”CTL HRB ENABLED” va l u e=” f a l s e ” />
478 <pa r ame t e r name=”CTL ECC AUTO CORRECTION ENABLED” va l u e=” f a l s e ” />
479 <pa r ame t e r name=”MULTICAST EN” va l u e=” f a l s e ” />
480 <pa r ame t e r name=”CTL DYNAMIC BANK ALLOCATION” va l u e=” f a l s e ” />
481 <pa r ame t e r name=”CTL DYNAMIC BANK NUM” va l u e=”4” />
482 <pa r ame t e r name=”DEBUG MODE” va l u e=” f a l s e ” />
483 <pa r ame t e r name=”ENABLE BURST MERGE” va l u e=” f a l s e ” />
484 <pa r ame t e r name=”CTL ENABLE BURST INTERRUPT” va l u e=” t r u e ” />
485 <pa r ame t e r name=”CTL ENABLE BURST TERMINATE” va l u e=” t r u e ” />
486 <pa r ame t e r name=”LOCAL ID WIDTH” va l u e=”8” />
487 <pa r ame t e r name=”WRBUFFER ADDR WIDTH” va l u e=”6” />
488 <pa r ame t e r name=”MAX PENDING WR CMD” va l u e=”8” />
489 <pa r ame t e r name=”MAX PENDING RD CMD” va l u e=” 16 ” />
490 <pa r ame t e r name=”USE MM ADAPTOR” va l u e=” t r u e ” />
491 <pa r ame t e r name=”USE AXI ADAPTOR” va l u e=” f a l s e ” />
492 <pa r ame t e r name=”HCX COMPAT MODE” va l u e=” f a l s e ” />
493 <pa r ame t e r name=”CTL CMD QUEUE DEPTH” va l u e=”8” />
494 <pa r ame t e r name=”CTL CSR READ ONLY” va l u e=”1” />
495 <pa r ame t e r name=”CFG DATA REORDERING TYPE” va l u e=”INTER BANK” />
496 <pa r ame t e r name=”NUM OF PORTS” va l u e=”1” />
497 <pa r ame t e r name=”ENABLE BONDING” va l u e=” f a l s e ” />
498 <pa r ame t e r name=”ENABLE USER ECC” va l u e=” f a l s e ” />
499 <pa r ame t e r name=”AVL DATA WIDTH PORT” va l u e=” 32 ,32 ,32 , 32 , 32 , 32 ” />
500 <pa r ame t e r name=”PRIORITY PORT” va l u e=” 1 , 1 , 1 , 1 , 1 , 1 ” />
501 <pa r ame t e r name=”WEIGHT PORT” va l u e=” 0 , 0 , 0 , 0 , 0 , 0 ” />
502 <pa r ame t e r name=”CPORT TYPE PORT”>B i d i r e c t i o n a l , B i d i r e c t i o n a l , B i d i r e c t i o n a l ,
B i d i r e c t i o n a l , B i d i r e c t i o n a l , B i d i r e c t i o n a l< / pa r ame t e r>
503 <pa r ame t e r name=”ENABLE EMIT BFM MASTER” va l u e=” f a l s e ” />
504 <pa r ame t e r name=”FORCE SEQUENCER TCL DEBUG MODE” va l u e=” f a l s e ” />
505 <pa r ame t e r name=”ENABLE SEQUENCER MARGINING ON BY DEFAULT” va l u e=” f a l s e ” />
506 <pa r ame t e r name=”REF CLK FREQ” va l u e=” 25 .0 ” />
507 <pa r ame t e r name=”REF CLK FREQ PARAM VALID” va l u e=” f a l s e ” />
508 <pa r ame t e r name=”REF CLK FREQ MIN PARAM” va l u e=” 0 . 0 ” />
509 <pa r ame t e r name=”REF CLK FREQ MAX PARAM” va l u e=” 0 . 0 ” />
510 <pa r ame t e r name=”PLL DR CLK FREQ PARAM” va l u e=” 0 . 0 ” />
511 <pa r ame t e r name=”PLL DR CLK FREQ SIM STR PARAM” va l u e=” ” />
512 <pa r ame t e r name=”PLL DR CLK PHASE PS PARAM” va l u e=”0” />
513 <pa r ame t e r name=”PLL DR CLK PHASE PS SIM STR PARAM” va l u e=” ” />
514 <pa r ame t e r name=”PLL DR CLK MULT PARAM” va l u e=”0” />
515 <pa r ame t e r name=”PLL DR CLK DIV PARAM” va l u e=”0” />
516 <pa r ame t e r name=”PLL MEM CLK FREQ PARAM” va l u e=” 0 . 0 ” />
517 <pa r ame t e r name=”PLL MEM CLK FREQ SIM STR PARAM” va l u e=” ” />
518 <pa r ame t e r name=”PLL MEM CLK PHASE PS PARAM” va l u e=”0” />
519 <pa r ame t e r name=”PLL MEM CLK PHASE PS SIM STR PARAM” va l u e=” ” />
520 <pa r ame t e r name=”PLL MEM CLK MULT PARAM” va l u e=”0” />
521 <pa r ame t e r name=”PLL MEM CLK DIV PARAM” va l u e=”0” />
522 <pa r ame t e r name=”PLL AFI CLK FREQ PARAM” va l u e=” 0 . 0 ” />
523 <pa r ame t e r name=”PLL AFI CLK FREQ SIM STR PARAM” va l u e=” ” />
524 <pa r ame t e r name=”PLL AFI CLK PHASE PS PARAM” va l u e=”0” />
525 <pa r ame t e r name=”PLL AFI CLK PHASE PS SIM STR PARAM” va l u e=” ” />
526 <pa r ame t e r name=”PLL AFI CLK MULT PARAM” va l u e=”0” />
527 <pa r ame t e r name=”PLL AFI CLK DIV PARAM” va l u e=”0” />
528 <pa r ame t e r name=”PLL WRITE CLK FREQ PARAM” va l u e=” 0 . 0 ” />
529 <pa r ame t e r name=”PLL WRITE CLK FREQ SIM STR PARAM” va l u e=” ” />
530 <pa r ame t e r name=”PLL WRITE CLK PHASE PS PARAM” va l u e=”0” />
531 <pa r ame t e r name=”PLL WRITE CLK PHASE PS SIM STR PARAM” va l u e=” ” />
532 <pa r ame t e r name=”PLL WRITE CLK MULT PARAM” va l u e=”0” />
533 <pa r ame t e r name=”PLL WRITE CLK DIV PARAM” va l u e=”0” />
534 <pa r ame t e r name=”PLL ADDR CMD CLK FREQ PARAM” va l u e=” 0 . 0 ” />
535 <pa r ame t e r name=”PLL ADDR CMD CLK FREQ SIM STR PARAM” va l u e=” ” />
536 <pa r ame t e r name=”PLL ADDR CMD CLK PHASE PS PARAM” va l u e=”0” />
537 <pa r ame t e r name=”PLL ADDR CMD CLK PHASE PS SIM STR PARAM” va l u e=” ” />
538 <pa r ame t e r name=”PLL ADDR CMD CLK MULT PARAM” va l u e=”0” />
539 <pa r ame t e r name=”PLL ADDR CMD CLK DIV PARAM” va l u e=”0” />
540 <pa r ame t e r name=”PLL AFI HALF CLK FREQ PARAM” va l u e=” 0 . 0 ” />
541 <pa r ame t e r name=”PLL AFI HALF CLK FREQ SIM STR PARAM” va l u e=” ” />
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542 <pa r ame t e r name=”PLL AFI HALF CLK PHASE PS PARAM” va l u e=”0” />
543 <pa r ame t e r name=”PLL AFI HALF CLK PHASE PS SIM STR PARAM” va l u e=” ” />
544 <pa r ame t e r name=”PLL AFI HALF CLK MULT PARAM” va l u e=”0” />
545 <pa r ame t e r name=”PLL AFI HALF CLK DIV PARAM” va l u e=”0” />
546 <pa r ame t e r name=”PLL NIOS CLK FREQ PARAM” va l u e=” 0 . 0 ” />
547 <pa r ame t e r name=”PLL NIOS CLK FREQ SIM STR PARAM” va l u e=” ” />
548 <pa r ame t e r name=”PLL NIOS CLK PHASE PS PARAM” va l u e=”0” />
549 <pa r ame t e r name=”PLL NIOS CLK PHASE PS SIM STR PARAM” va l u e=” ” />
550 <pa r ame t e r name=”PLL NIOS CLK MULT PARAM” va l u e=”0” />
551 <pa r ame t e r name=”PLL NIOS CLK DIV PARAM” va l u e=”0” />
552 <pa r ame t e r name=”PLL CONFIG CLK FREQ PARAM” va l u e=” 0 . 0 ” />
553 <pa r ame t e r name=”PLL CONFIG CLK FREQ SIM STR PARAM” va l u e=” ” />
554 <pa r ame t e r name=”PLL CONFIG CLK PHASE PS PARAM” va l u e=”0” />
555 <pa r ame t e r name=”PLL CONFIG CLK PHASE PS SIM STR PARAM” va l u e=” ” />
556 <pa r ame t e r name=”PLL CONFIG CLK MULT PARAM” va l u e=”0” />
557 <pa r ame t e r name=”PLL CONFIG CLK DIV PARAM” va l u e=”0” />
558 <pa r ame t e r name=”PLL P2C READ CLK FREQ PARAM” va l u e=” 0 . 0 ” />
559 <pa r ame t e r name=”PLL P2C READ CLK FREQ SIM STR PARAM” va l u e=” ” />
560 <pa r ame t e r name=”PLL P2C READ CLK PHASE PS PARAM” va l u e=”0” />
561 <pa r ame t e r name=”PLL P2C READ CLK PHASE PS SIM STR PARAM” va l u e=” ” />
562 <pa r ame t e r name=”PLL P2C READ CLK MULT PARAM” va l u e=”0” />
563 <pa r ame t e r name=”PLL P2C READ CLK DIV PARAM” va l u e=”0” />
564 <pa r ame t e r name=”PLL C2P WRITE CLK FREQ PARAM” va l u e=” 0 . 0 ” />
565 <pa r ame t e r name=”PLL C2P WRITE CLK FREQ SIM STR PARAM” va l u e=” ” />
566 <pa r ame t e r name=”PLL C2P WRITE CLK PHASE PS PARAM” va l u e=”0” />
567 <pa r ame t e r name=”PLL C2P WRITE CLK PHASE PS SIM STR PARAM” va l u e=” ” />
568 <pa r ame t e r name=”PLL C2P WRITE CLK MULT PARAM” va l u e=”0” />
569 <pa r ame t e r name=”PLL C2P WRITE CLK DIV PARAM” va l u e=”0” />
570 <pa r ame t e r name=”PLL HR CLK FREQ PARAM” va l u e=” 0 . 0 ” />
571 <pa r ame t e r name=”PLL HR CLK FREQ SIM STR PARAM” va l u e=” ” />
572 <pa r ame t e r name=”PLL HR CLK PHASE PS PARAM” va l u e=”0” />
573 <pa r ame t e r name=”PLL HR CLK PHASE PS SIM STR PARAM” va l u e=” ” />
574 <pa r ame t e r name=”PLL HR CLK MULT PARAM” va l u e=”0” />
575 <pa r ame t e r name=”PLL HR CLK DIV PARAM” va l u e=”0” />
576 <pa r ame t e r name=”PLL AFI PHY CLK FREQ PARAM” va l u e=” 0 . 0 ” />
577 <pa r ame t e r name=”PLL AFI PHY CLK FREQ SIM STR PARAM” va l u e=” ” />
578 <pa r ame t e r name=”PLL AFI PHY CLK PHASE PS PARAM” va l u e=”0” />
579 <pa r ame t e r name=”PLL AFI PHY CLK PHASE PS SIM STR PARAM” va l u e=” ” />
580 <pa r ame t e r name=”PLL AFI PHY CLK MULT PARAM” va l u e=”0” />
581 <pa r ame t e r name=”PLL AFI PHY CLK DIV PARAM” va l u e=”0” />
582 <pa r ame t e r name=”PLL CLK PARAM VALID” va l u e=” f a l s e ” />
583 <pa r ame t e r name=”ENABLE EXTRA REPORTING” va l u e=” f a l s e ” />
584 <pa r ame t e r name=”NUM EXTRA REPORT PATH” va l u e=” 10 ” />
585 <pa r ame t e r name=”ENABLE ISS PROBES” va l u e=” f a l s e ” />
586 <pa r ame t e r name=”CALIB REG WIDTH” va l u e=”8” />
587 <pa r ame t e r name=”USE SEQUENCER BFM” va l u e=” f a l s e ” />
588 <pa r ame t e r name=”DEFAULT FAST SIM MODEL” va l u e=” t r u e ” />
589 <pa r ame t e r name=”PLL SHARING MODE” va l u e=”None” />
590 <pa r ame t e r name=”NUM PLL SHARING INTERFACES” va l u e=”1” />
591 <pa r ame t e r name=”EXPORT AFI HALF CLK” va l u e=” f a l s e ” />
592 <pa r ame t e r name=”ABSTRACT REAL COMPARE TEST” va l u e=” f a l s e ” />
593 <pa r ame t e r name=”INCLUDE BOARD DELAY MODEL” va l u e=” f a l s e ” />
594 <pa r ame t e r name=”INCLUDE MULTIRANK BOARD DELAY MODEL” va l u e=” f a l s e ” />
595 <pa r ame t e r name=”USE FAKE PHY” va l u e=” f a l s e ” />
596 <pa r ame t e r name=”FORCE MAX LATENCY COUNT WIDTH” va l u e=”0” />
597 <pa r ame t e r name=”ENABLE NON DESTRUCTIVE CALIB” va l u e=” f a l s e ” />
598 <pa r ame t e r name=”TRACKING ERROR TEST” va l u e=” f a l s e ” />
599 <pa r ame t e r name=”TRACKING WATCH TEST” va l u e=” f a l s e ” />
600 <pa r ame t e r name=”MARGIN VARIATION TEST” va l u e=” f a l s e ” />
601 <pa r ame t e r name=”EXTRA SETTINGS” va l u e=” ” />
602 <pa r ame t e r name=”MEM DEVICE” va l u e=”MISSING MODEL” />
603 <pa r ame t e r name=”FORCE SYNTHESIS LANGUAGE” va l u e=” ” />
604 <pa r ame t e r name=”FORCED NUM WRITE FR CYCLE SHIFTS” va l u e=”0” />
605 <pa r ame t e r name=”SEQUENCER TYPE” va l u e=”NIOS” />
606 <pa r ame t e r name=”ADVERTIZE SEQUENCER SW BUILD FILES” va l u e=” f a l s e ” />
607 <pa r ame t e r name=”FORCED NON LDC ADDR CMD MEM CK INVERT” va l u e=” f a l s e ” />
608 <pa r ame t e r name=”PHY ONLY” va l u e=” f a l s e ” />
609 <pa r ame t e r name=”SEQ MODE” va l u e=”0” />
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610 <pa r ame t e r name=”ADVANCED CK PHASES” va l u e=” f a l s e ” />
611 <pa r ame t e r name=”COMMAND PHASE” va l u e=” 0 . 0 ” />
612 <pa r ame t e r name=”MEM CK PHASE” va l u e=” 0 . 0 ” />
613 <pa r ame t e r name=”P2C READ CLOCK ADD PHASE” va l u e=” 0 . 0 ” />
614 <pa r ame t e r name=”C2P WRITE CLOCK ADD PHASE” va l u e=” 0 . 0 ” />
615 <pa r ame t e r name=”ACV PHY CLK ADD FR PHASE” va l u e=” 0 . 0 ” />
616 <pa r ame t e r name=”MEMVOLTAGE” va l u e=” 1 . 5V DDR3” />
617 <pa r ame t e r name=”PLL LOCATION” va l u e=” Top Bottom ” />
618 <pa r ame t e r name=”SKIP MEM INIT” va l u e=” t r u e ” />
619 <pa r ame t e r name=”READ DQ DQS CLOCK SOURCE” va l u e=”INVERTED DQS BUS” />
620 <pa r ame t e r name=”DQ INPUT REG USE CLKN” va l u e=” f a l s e ” />
621 <pa r ame t e r name=”DQS DQSN MODE” va l u e=”DIFFERENTIAL” />
622 <pa r ame t e r name=”AFI DEBUG INFO WIDTH” va l u e=” 32 ” />
623 <pa r ame t e r name=”CALIBRATION MODE” va l u e=” Skip ” />
624 <pa r ame t e r name=”NIOS ROM DATA WIDTH” va l u e=” 32 ” />
625 <pa r ame t e r name=”READ FIFO SIZE” va l u e=”8” />
626 <pa r ame t e r name=”PHY CSR ENABLED” va l u e=” f a l s e ” />
627 <pa r ame t e r name=”PHY CSR CONNECTION” va l u e=”INTERNAL JTAG” />
628 <pa r ame t e r name=”USER DEBUG LEVEL” va l u e=”1” />
629 <pa r ame t e r name=”TIMING BOARD DERATE METHOD” va l u e=”AUTO” />
630 <pa r ame t e r name=”TIMING BOARD CK CKN SLEW RATE” va l u e=” 2 . 0 ” />
631 <pa r ame t e r name=”TIMING BOARD AC SLEW RATE” va l u e=” 1 . 0 ” />
632 <pa r ame t e r name=”TIMING BOARD DQS DQSN SLEW RATE” va l u e=” 2 . 0 ” />
633 <pa r ame t e r name=”TIMING BOARD DQ SLEW RATE” va l u e=” 1 . 0 ” />
634 <pa r ame t e r name=”TIMING BOARD TIS” va l u e=” 0 . 0 ” />
635 <pa r ame t e r name=”TIMING BOARD TIH” va l u e=” 0 . 0 ” />
636 <pa r ame t e r name=”TIMING BOARD TDS” va l u e=” 0 . 0 ” />
637 <pa r ame t e r name=”TIMING BOARD TDH” va l u e=” 0 . 0 ” />
638 <pa r ame t e r name=”TIMING BOARD ISI METHOD” va l u e=”AUTO” />
639 <pa r ame t e r name=”TIMING BOARD AC EYE REDUCTION SU” va l u e=” 0 . 0 ” />
640 <pa r ame t e r name=”TIMING BOARD AC EYE REDUCTION H” va l u e=” 0 . 0 ” />
641 <pa r ame t e r name=”TIMING BOARD DQ EYE REDUCTION” va l u e=” 0 . 0 ” />
642 <pa r ame t e r name=”TIMING BOARD DELTA DQS ARRIVAL TIME” va l u e=” 0 . 0 ” />
643 <pa r ame t e r name=”PACKAGE DESKEW” va l u e=” f a l s e ” />
644 <pa r ame t e r name=”AC PACKAGE DESKEW” va l u e=” f a l s e ” />
645 <pa r ame t e r name=”TIMING BOARD MAX CK DELAY” va l u e=” 0 . 6 ” />
646 <pa r ame t e r name=”TIMING BOARD MAX DQS DELAY” va l u e=” 0 . 6 ” />
647 <pa r ame t e r name=”TIMING BOARD SKEW CKDQS DIMM MIN” va l u e=” −0.01 ” />
648 <pa r ame t e r name=”TIMING BOARD SKEW CKDQS DIMM MAX” va l u e=” 0 . 01 ” />
649 <pa r ame t e r name=”TIMING BOARD SKEW BETWEEN DIMMS” va l u e=” 0 . 05 ” />
650 <pa r ame t e r name=”TIMING BOARD SKEW WITHIN DQS” va l u e=” 0 . 02 ” />
651 <pa r ame t e r name=”TIMING BOARD SKEW BETWEEN DQS” va l u e=” 0 . 02 ” />
652 <pa r ame t e r name=”TIMING BOARD DQ TO DQS SKEW” va l u e=” 0 . 0 ” />
653 <pa r ame t e r name=”TIMING BOARD AC SKEW” va l u e=” 0 . 02 ” />
654 <pa r ame t e r name=”TIMING BOARD AC TO CK SKEW” va l u e=” 0 . 0 ” />
655 <pa r ame t e r name=”RATE” va l u e=” F u l l ” />
656 <pa r ame t e r name=”MEM CLK FREQ” va l u e=” 400 .0 ” />
657 <pa r ame t e r name=”USE MEM CLK FREQ” va l u e=” f a l s e ” />
658 <pa r ame t e r name=”FORCE DQS TRACKING” va l u e=”AUTO” />
659 <pa r ame t e r name=”FORCE SHADOW REGS” va l u e=”AUTO” />
660 <pa r ame t e r name=”MRS MIRROR PING PONG ATSO” va l u e=” f a l s e ” />
661 <pa r ame t e r name=”SYS INFO DEVICE FAMILY” va l u e=” Cyclone V” />
662 <pa r ame t e r name=”PARSE FRIENDLY DEVICE FAMILY PARAM VALID” va l u e=” f a l s e ” />
663 <pa r ame t e r name=”PARSE FRIENDLY DEVICE FAMILY PARAM” va l u e=” ” />
664 <pa r ame t e r name=”DEVICE FAMILY PARAM” va l u e=” ” />
665 <pa r ame t e r name=”SPEED GRADE” va l u e=”7” />
666 <pa r ame t e r name=” IS ES DEVICE” va l u e=” f a l s e ” />
667 <pa r ame t e r name=”DISABLE CHILD MESSAGING” va l u e=” f a l s e ” />
668 <pa r ame t e r name=”HARD EMIF” va l u e=” t r u e ” />
669 <pa r ame t e r name=”HHP HPS” va l u e=” t r u e ” />
670 <pa r ame t e r name=”HHP HPS VERIFICATION” va l u e=” f a l s e ” />
671 <pa r ame t e r name=”HHP HPS SIMULATION” va l u e=” f a l s e ” />
672 <pa r ame t e r name=”HPS PROTOCOL” va l u e=”DDR3” />
673 <pa r ame t e r name=”CUT NEW FAMILY TIMING” va l u e=” t r u e ” />
674 <pa r ame t e r name=”ENABLE EXPORT SEQ DEBUG BRIDGE” va l u e=” f a l s e ” />
675 <pa r ame t e r name=”CORE DEBUG CONNECTION” va l u e=”EXPORT” />
676 <pa r ame t e r name=”ADD EXTERNAL SEQ DEBUG NIOS” va l u e=” f a l s e ” />
677 <pa r ame t e r name=”ED EXPORT SEQ DEBUG” va l u e=” f a l s e ” />
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678 <pa r ame t e r name=”ADD EFFICIENCY MONITOR” va l u e=” f a l s e ” />
679 <pa r ame t e r name=”ENABLE ABS RAM MEM INIT” va l u e=” f a l s e ” />
680 <pa r ame t e r name=”ABS RAM MEM INIT FILENAME” va l u e=” memini t ” />
681 <pa r ame t e r name=”DLL SHARING MODE” va l u e=”None” />
682 <pa r ame t e r name=”NUM DLL SHARING INTERFACES” va l u e=”1” />
683 <pa r ame t e r name=”OCT SHARING MODE” va l u e=”None” />
684 <pa r ame t e r name=”NUM OCT SHARING INTERFACES” va l u e=”1” />
685 <pa r ame t e r name=”MPU EVENTS Enable” v a l u e=” f a l s e ” />
686 <pa r ame t e r name=” GP Enable ” v a l u e=” f a l s e ” />
687 <pa r ame t e r name=”DEBUGAPB Enable” v a l u e=” f a l s e ” />
688 <pa r ame t e r name=” STM Enable ” v a l u e=” f a l s e ” />
689 <pa r ame t e r name=” CTI Enable ” v a l u e=” f a l s e ” />
690 <pa r ame t e r name=”TPIUFPGA Enable ” v a l u e=” f a l s e ” />
691 <pa r ame t e r name=”BOOTFROMFPGA Enable” v a l u e=” f a l s e ” />
692 <pa r ame t e r name=” TEST Enable ” v a l u e=” f a l s e ” />
693 <pa r ame t e r name=”HLGPI Enable ” v a l u e=” f a l s e ” />
694 <pa r ame t e r name=”BSEL EN” va l u e=” f a l s e ” />
695 <pa r ame t e r name=”BSEL” va l u e=”1” />
696 <pa r ame t e r name=”CSEL EN” va l u e=” f a l s e ” />
697 <pa r ame t e r name=”CSEL” va l u e=”0” />
698 <pa r ame t e r name=” F2S Width ” v a l u e=”2” />
699 <pa r ame t e r name=” S2F Width ” v a l u e=”2” />
700 <pa r ame t e r name=”LWH2F Enable ” v a l u e=” t r u e ” />
701 <pa r ame t e r name=”F2SDRAM Type” va l u e=” ” />
702 <pa r ame t e r name=”F2SDRAM Width” v a l u e=” ” />
703 <pa r ame t e r name=”S2FCLK COLDRST Enable” v a l u e=” f a l s e ” />
704 <pa r ame t e r name=”S2FCLK PENDINGRST Enable” v a l u e=” f a l s e ” />
705 <pa r ame t e r name=”F2SCLK DBGRST Enable” v a l u e=” f a l s e ” />
706 <pa r ame t e r name=”F2SCLK WARMRST Enable” v a l u e=” f a l s e ” />
707 <pa r ame t e r name=”F2SCLK COLDRST Enable” v a l u e=” f a l s e ” />
708 <pa r ame t e r name=”DMA Enable”>No ,No ,No , No , No , No , No , No< / pa r ame t e r>
709 <pa r ame t e r name=”F2SINTERRUPT Enable ” v a l u e=” t r u e ” />
710 <pa r ame t e r name=”S2FINTERRUPT CAN Enable” v a l u e=” f a l s e ” />
711 <pa r ame t e r name=”S2FINTERRUPT CLOCKPERIPHERAL Enable” v a l u e=” f a l s e ” />
712 <pa r ame t e r name=”S2FINTERRUPT CTI Enable ” v a l u e=” f a l s e ” />
713 <pa r ame t e r name=”S2FINTERRUPT DMA Enable” v a l u e=” f a l s e ” />
714 <pa r ame t e r name=”S2FINTERRUPT EMAC Enable” v a l u e=” f a l s e ” />
715 <pa r ame t e r name=”S2FINTERRUPT FPGAMANAGER Enable” v a l u e=” f a l s e ” />
716 <pa r ame t e r name=”S2FINTERRUPT GPIO Enable ” v a l u e=” f a l s e ” />
717 <pa r ame t e r name=”S2FINTERRUPT I2CEMAC Enable” v a l u e=” f a l s e ” />
718 <pa r ame t e r name=”S2FINTERRUPT I2CPERIPHERAL Enable” v a l u e=” f a l s e ” />
719 <pa r ame t e r name=”S2FINTERRUPT L4TIMER Enable” v a l u e=” f a l s e ” />
720 <pa r ame t e r name=”S2FINTERRUPT NAND Enable” v a l u e=” f a l s e ” />
721 <pa r ame t e r name=”S2FINTERRUPT OSCTIMER Enable” v a l u e=” f a l s e ” />
722 <pa r ame t e r name=”S2FINTERRUPT QSPI Enable ” v a l u e=” f a l s e ” />
723 <pa r ame t e r name=”S2FINTERRUPT SDMMC Enable” v a l u e=” f a l s e ” />
724 <pa r ame t e r name=”S2FINTERRUPT SPIMASTER Enable” v a l u e=” f a l s e ” />
725 <pa r ame t e r name=”S2FINTERRUPT SPISLAVE Enable ” v a l u e=” f a l s e ” />
726 <pa r ame t e r name=”S2FINTERRUPT UART Enable” v a l u e=” f a l s e ” />
727 <pa r ame t e r name=”S2FINTERRUPT USB Enable ” v a l u e=” f a l s e ” />
728 <pa r ame t e r name=”S2FINTERRUPT WATCHDOG Enable” v a l u e=” f a l s e ” />
729 <pa r ame t e r name=”EMAC0 PinMuxing” v a l u e=”Unused ” />
730 <pa r ame t e r name=”EMAC0 Mode” va l u e=”N /A” />
731 <pa r ame t e r name=”EMAC1 PinMuxing” v a l u e=”HPS I /O Se t 0” />
732 <pa r ame t e r name=”EMAC1 Mode” va l u e=”RGMII” />
733 <pa r ame t e r name=”NAND PinMuxing” v a l u e=”Unused ” />
734 <pa r ame t e r name=”NAND Mode” va l u e=”N /A” />
735 <pa r ame t e r name=”QSPI PinMuxing ” v a l u e=”HPS I /O Se t 0” />
736 <pa r ame t e r name=”QSPI Mode” va l u e=”1 SS” />
737 <pa r ame t e r name=” SDIO PinMuxing ” v a l u e=”HPS I /O Se t 0” />
738 <pa r ame t e r name=”SDIO Mode” va l u e=”4− b i t Data ” />
739 <pa r ame t e r name=”USB0 PinMuxing ” v a l u e=”Unused ” />
740 <pa r ame t e r name=”USB0 Mode” va l u e=”N /A” />
741 <pa r ame t e r name=”USB1 PinMuxing ” v a l u e=”HPS I /O Se t 0” />
742 <pa r ame t e r name=”USB1 Mode” va l u e=”SDR” />
743 <pa r ame t e r name=” SPIM0 PinMuxing ” v a l u e=”HPS I /O Se t 0” />
744 <pa r ame t e r name=”SPIM0 Mode” va l u e=” S i n g l e S l ave S e l e c t ” />
745 <pa r ame t e r name=” SPIM1 PinMuxing ” v a l u e=”Unused ” />
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746 <pa r ame t e r name=”SPIM1 Mode” va l u e=”N /A” />
747 <pa r ame t e r name=” SPIS0 PinMuxing ” v a l u e=”Unused ” />
748 <pa r ame t e r name=” SPIS0 Mode ” va l u e=”N /A” />
749 <pa r ame t e r name=” SPIS1 PinMuxing ” v a l u e=”Unused ” />
750 <pa r ame t e r name=” SPIS1 Mode ” va l u e=”N /A” />
751 <pa r ame t e r name=”UART0 PinMuxing” v a l u e=”HPS I /O Se t 2” />
752 <pa r ame t e r name=”UART0 Mode” va l u e=”No Flow Con t r o l ” />
753 <pa r ame t e r name=”UART1 PinMuxing” v a l u e=”Unused ” />
754 <pa r ame t e r name=”UART1 Mode” va l u e=”N /A” />
755 <pa r ame t e r name=” I2C0 PinMuxing ” v a l u e=”HPS I /O Se t 1” />
756 <pa r ame t e r name=” I2C0 Mode ” va l u e=” I2C ” />
757 <pa r ame t e r name=” I2C1 PinMuxing ” v a l u e=”Unused ” />
758 <pa r ame t e r name=” I2C1 Mode ” va l u e=”N /A” />
759 <pa r ame t e r name=” I2C2 PinMuxing ” v a l u e=”Unused ” />
760 <pa r ame t e r name=” I2C2 Mode ” va l u e=”N /A” />
761 <pa r ame t e r name=” I2C3 PinMuxing ” v a l u e=”Unused ” />
762 <pa r ame t e r name=” I2C3 Mode ” va l u e=”N /A” />
763 <pa r ame t e r name=”CAN0 PinMuxing ” v a l u e=”HPS I /O Se t 0” />
764 <pa r ame t e r name=”CAN0 Mode” va l u e=”CAN” />
765 <pa r ame t e r name=”CAN1 PinMuxing ” v a l u e=”Unused ” />
766 <pa r ame t e r name=”CAN1 Mode” va l u e=”N /A” />
767 <pa r ame t e r name=”TRACE PinMuxing” v a l u e=”HPS I /O Se t 0” />
768 <pa r ame t e r name=”TRACE Mode” va l u e=”HPS” />
769 <pa r ame t e r name=”GPIO Enable ”>No ,No ,No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No ,
No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No ,
No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No ,
No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No< /
pa r ame t e r>
770 <pa r ame t e r name=”LOANIO Enable ”>No ,No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No
, No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No
, No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No
, No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No , No< /
pa r ame t e r>
771 <pa r ame t e r name=”S2FCLK USER0CLK Enable” v a l u e=” f a l s e ” />
772 <pa r ame t e r name=”S2FCLK USER0CLK FREQ” va l u e=” 50 ” />
773 <pa r ame t e r name=”S2FCLK USER1CLK Enable” v a l u e=” f a l s e ” />
774 <pa r ame t e r name=”S2FCLK USER1CLK FREQ” va l u e=” 100 ” />
775 <pa r ame t e r name=”S2FCLK USER2CLK Enable” v a l u e=” f a l s e ” />
776 <pa r ame t e r name=”S2FCLK USER2CLK FREQ” va l u e=” 100 ” />
777 <pa r ame t e r name=”F2SCLK PERIPHCLK Enable ” v a l u e=” f a l s e ” />
778 <pa r ame t e r name=”F2SCLK PERIPHCLK FREQ” va l u e=” 100 ” />
779 <pa r ame t e r name=”F2SCLK SDRAMCLK Enable” v a l u e=” f a l s e ” />
780 <pa r ame t e r name=”F2SCLK SDRAMCLK FREQ” va l u e=” 100 ” />
781 <pa r ame t e r name=”F2H AXI CLOCK FREQ” va l u e=” 50000000 ” />
782 <pa r ame t e r name=”H2F AXI CLOCK FREQ” va l u e=” 50000000 ” />
783 <pa r ame t e r name=”H2F LW AXI CLOCK FREQ” va l u e=” 50000000 ” />
784 <pa r ame t e r name=”F2H SDRAM0 CLOCK FREQ” va l u e=” 100 ” />
785 <pa r ame t e r name=”F2H SDRAM1 CLOCK FREQ” va l u e=” 100 ” />
786 <pa r ame t e r name=”F2H SDRAM2 CLOCK FREQ” va l u e=” 100 ” />
787 <pa r ame t e r name=”F2H SDRAM3 CLOCK FREQ” va l u e=” 100 ” />
788 <pa r ame t e r name=”F2H SDRAM4 CLOCK FREQ” va l u e=” 100 ” />
789 <pa r ame t e r name=”F2H SDRAM5 CLOCK FREQ” va l u e=” 100 ” />
790 <pa r ame t e r name=”H2F CTI CLOCK FREQ” va l u e=” 100 ” />
791 <pa r ame t e r name=”H2F TPIU CLOCK IN FREQ” va l u e=” 100 ” />
792 <pa r ame t e r name=”H2F DEBUG APB CLOCK FREQ” va l u e=” 100 ” />
793 <pa r ame t e r
794 name=”FPGA PERIPHERAL INPUT CLOCK FREQ EMAC PTP REF CLOCK”
795 v a l u e=” 100 ” />
796 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ EMAC0 RX CLK IN” va l u e=” 100 ” />
797 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ EMAC0 TX CLK IN” va l u e=” 100 ” />
798 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ EMAC0 MD CLK” va l u e=” 100 ” />
799 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ EMAC0 GTX CLK” va l u e=” 100 ” />
800 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ EMAC1 RX CLK IN” va l u e=” 100 ” />
801 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ EMAC1 TX CLK IN” va l u e=” 100 ” />
802 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ EMAC1 MD CLK” va l u e=” 100 ” />
803 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ EMAC1 GTX CLK” va l u e=” 100 ” />
804 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ QSPI SCLK OUT” va l u e=” 100 ” />
805 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ SDIO CLK IN” va l u e=” 100 ” />
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806 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ SDIO CCLK” va l u e=” 100 ” />
807 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ USB0 CLK IN” va l u e=” 100 ” />
808 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ USB1 CLK IN” va l u e=” 100 ” />
809 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ SPIM0 SCLK OUT” va l u e=” 100 ” />
810 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ SPIM1 SCLK OUT” va l u e=” 100 ” />
811 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ SPIS0 SCLK IN” va l u e=” 100 ” />
812 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ SPIS1 SCLK IN” va l u e=” 100 ” />
813 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ I2C0 SCL IN” va l u e=” 100 ” />
814 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ I2C0 CLK” va l u e=” 100 ” />
815 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ I2C1 SCL IN” va l u e=” 100 ” />
816 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ I2C1 CLK” va l u e=” 100 ” />
817 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ I2C2 SCL IN” va l u e=” 100 ” />
818 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ I2C2 CLK” va l u e=” 100 ” />
819 <pa r ame t e r name=”FPGA PERIPHERAL INPUT CLOCK FREQ I2C3 SCL IN” va l u e=” 100 ” />
820 <pa r ame t e r name=”FPGA PERIPHERAL OUTPUT CLOCK FREQ I2C3 CLK” va l u e=” 100 ” />
821 <pa r ame t e r name=” dev ice name ” va l u e=”5CSXFC6D6F31C8ES” />
822 <pa r ame t e r
823 name=” q u a r t u s i n i h p s i p e n a b l e a l l p e r i p h e r a l f p g a i n t e r f a c e s ”
824 v a l u e=” f a l s e ” />
825 <pa r ame t e r
826 name=” q u a r t u s i n i h p s i p e n a b l e e m a c 0 p e r i p h e r a l f p g a i n t e r f a c e ”
827 v a l u e=” f a l s e ” />
828 <pa r ame t e r name=” q u a r t u s i n i h p s i p e n a b l e t e s t i n t e r f a c e ” v a l u e=” f a l s e ” />
829 <pa r ame t e r name=” q u a r t u s i n i h p s i p f a s t f 2 s d r am s im mo d e l ” v a l u e=” f a l s e ” />
830 <pa r ame t e r name=” q u a r t u s i n i h p s i p s u p p r e s s s d r am s y n t h ” v a l u e=” f a l s e ” />
831 <pa r ame t e r name=” q u a r t u s i n i h p s i p e n a b l e l o a n i o ” v a l u e=” f a l s e ” />
832 <pa r ame t e r
833 name=” q u a r t u s i n i h p s i p e n a b l e l o w s p e e d s e r i a l f p g a i n t e r f a c e s ”
834 v a l u e=” f a l s e ” />
835 <pa r ame t e r name=” q u a r t u s i n i h p s i p e n a b l e b s e l c s e l ” v a l u e=” f a l s e ” />
836 < / module>
837 <module
838 k ind=” a l t e r a j t a g a v a l o n m a s t e r ”
839 v e r s i o n=” 13 .0 ”
840 e n ab l ed=”1”
841 name=” f p g a o n l y ma s t e r ”>
842 <pa r ame t e r name=”USE PLI” v a l u e=”0” />
843 <pa r ame t e r name=”PLI PORT” va l u e=” 50000 ” />
844 <pa r ame t e r name=”COMPONENT CLOCK” va l u e=”0” />
845 <pa r ame t e r name=”FAST VER” va l u e=”0” />
846 <pa r ame t e r name=”FIFO DEPTHS” va l u e=”2” />
847 <pa r ame t e r name=”AUTO DEVICE FAMILY” va l u e=” Cyclone V” />
848 <pa r ame t e r name=”AUTO DEVICE” va l u e=”5CSXFC6D6F31C8ES” />
849 < / module>
850 <module
851 k ind=” i n t r c a p t u r e r ”
852 v e r s i o n=” 1 0 0 . 9 9 . 9 8 . 9 7 ”
853 e n ab l ed=”1”
854 name=” i n t r c a p t u r e r 0 ”>
855 <pa r ame t e r name=”NUM INTR” va l u e=” 32 ” />
856 <pa r ame t e r name=”AUTO CLOCK CLOCK RATE” va l u e=” 50000000 ” />
857 < / module>
858 <module k ind=” c l o c k s o u r c e ” v e r s i o n=” 13 .0 ” enab l ed=”1” name=” e x t c l k 5 0 ”>
859 <pa r ame t e r name=” c l o ckF r equency ” v a l u e=” 50000000 ” />
860 <pa r ame t e r name=” clockFrequencyKnown ” va l u e=” t r u e ” />
861 <pa r ame t e r name=” i npu tC l o ckF r equency ” v a l u e=”0” />
862 <pa r ame t e r name=” r e s e t Synch r onou sEdge s ” v a l u e=”NONE” />
863 < / module>
864 <module
865 k ind=” a l t e r a j t a g a v a l o n m a s t e r ”
866 v e r s i o n=” 13 .0 ”
867 e n ab l ed=”1”
868 name=” h p s o n l y ma s t e r ”>
869 <pa r ame t e r name=”USE PLI” v a l u e=”0” />
870 <pa r ame t e r name=”PLI PORT” va l u e=” 50000 ” />
871 <pa r ame t e r name=”COMPONENT CLOCK” va l u e=”0” />
872 <pa r ame t e r name=”FAST VER” va l u e=”0” />
873 <pa r ame t e r name=”FIFO DEPTHS” va l u e=”2” />
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874 <pa r ame t e r name=”AUTO DEVICE FAMILY” va l u e=” Cyclone V” />
875 <pa r ame t e r name=”AUTO DEVICE” va l u e=”5CSXFC6D6F31C8ES” />
876 < / module>
877 <module
878 k ind=” a l t e r a a v a l o n j t a g u a r t ”
879 v e r s i o n=” 1 3 . 0 . 1 . 9 9 . 2 ”
880 e n ab l ed=”1”
881 name=” j t a g u a r t ”>
882 <pa r ame t e r name=” a l l owMu l t i p l eConn e c t i o n s ” v a l u e=” t r u e ” />
883 <pa r ame t e r name=” hub In s t a n c e ID ” va l u e=”0” />
884 <pa r ame t e r name=” r e adBu f f e rDep t h ” v a l u e=” 64 ” />
885 <pa r ame t e r name=” read IRQThresho ld ” v a l u e=”8” />
886 <pa r ame t e r name=” s im I n pu tCh a r a c t e r S t r e am ” va l u e=” ” />
887 <pa r ame t e r name=” s im I n t e r a c t i v eO p t i o n s ”>INTERACTIVE ASCII OUTPUT< / pa r ame t e r>
888 <pa r ame t e r name=” u s eR eg i s t e r s F o rR e a dBu f f e r ” v a l u e=” f a l s e ” />
889 <pa r ame t e r name=” u s eR e g i s t e r s F o rW r i t eB u f f e r ” v a l u e=” f a l s e ” />
890 <pa r ame t e r name=” u s eR e l a t i v e P a t h F o r S imF i l e ” v a l u e=” f a l s e ” />
891 <pa r ame t e r name=” w r i t eBu f f e rDep t h ” v a l u e=” 64 ” />
892 <pa r ame t e r name=” wr i t e IRQThre sho ld ” v a l u e=”8” />
893 <pa r ame t e r name=” ava lonSpec ” v a l u e=” 2 . 0 ” />
894 < / module>
895 <module
896 k ind=” a l t e r a a v a l o n p i o ”
897 v e r s i o n=” 1 3 . 0 . 1 . 9 9 . 2 ”
898 e n ab l ed=”1”
899 name=” b u t t o n p i o ”>
900 <pa r ame t e r name=” b i tC l ea r i ngEdgeCapReg ” va l u e=” t r u e ” />
901 <pa r ame t e r name=” b i tMod i fy ingOu tReg ” va l u e=” f a l s e ” />
902 <pa r ame t e r name=” c ap t u r eEdge ” v a l u e=” t r u e ” />
903 <pa r ame t e r name=” d i r e c t i o n ” v a l u e=” I n p u t ” />
904 <pa r ame t e r name=” edgeType ” v a l u e=”FALLING” />
905 <pa r ame t e r name=” gene ra t e IRQ ” va l u e=” t r u e ” />
906 <pa r ame t e r name=” i r qType ” v a l u e=”EDGE” />
907 <pa r ame t e r name=” r e s e tV a l u e ” v a l u e=”0” />
908 <pa r ame t e r name=” s imDoTestBenchWir ing ” v a l u e=” f a l s e ” />
909 <pa r ame t e r name=” s imDr ivenValue ” v a l u e=”0” />
910 <pa r ame t e r name=” wid th ” v a l u e=”2” />
911 <pa r ame t e r name=” c l o ckRa t e ” v a l u e=” 50000000 ” />
912 < / module>
913 <module
914 k ind=” a l t e r a a v a l o n p i o ”
915 v e r s i o n=” 1 3 . 0 . 1 . 9 9 . 2 ”
916 e n ab l ed=”1”
917 name=” d i p sw p i o ”>
918 <pa r ame t e r name=” b i tC l ea r i ngEdgeCapReg ” va l u e=” t r u e ” />
919 <pa r ame t e r name=” b i tMod i fy ingOu tReg ” va l u e=” f a l s e ” />
920 <pa r ame t e r name=” c ap t u r eEdge ” v a l u e=” t r u e ” />
921 <pa r ame t e r name=” d i r e c t i o n ” v a l u e=” I n p u t ” />
922 <pa r ame t e r name=” edgeType ” v a l u e=”ANY” />
923 <pa r ame t e r name=” gene ra t e IRQ ” va l u e=” t r u e ” />
924 <pa r ame t e r name=” i r qType ” v a l u e=”EDGE” />
925 <pa r ame t e r name=” r e s e tV a l u e ” v a l u e=”0” />
926 <pa r ame t e r name=” s imDoTestBenchWir ing ” v a l u e=” f a l s e ” />
927 <pa r ame t e r name=” s imDr ivenValue ” v a l u e=”0” />
928 <pa r ame t e r name=” wid th ” v a l u e=”4” />
929 <pa r ame t e r name=” c l o ckRa t e ” v a l u e=” 50000000 ” />
930 < / module>
931 <module
932 k ind=” a l t e r a a v a l o n p i o ”
933 v e r s i o n=” 1 3 . 0 . 1 . 9 9 . 2 ”
934 e n ab l ed=”1”
935 name=” l e d p i o ”>
936 <pa r ame t e r name=” b i tC l ea r i ngEdgeCapReg ” va l u e=” f a l s e ” />
937 <pa r ame t e r name=” b i tMod i fy ingOu tReg ” va l u e=” t r u e ” />
938 <pa r ame t e r name=” c ap t u r eEdge ” v a l u e=” f a l s e ” />
939 <pa r ame t e r name=” d i r e c t i o n ” v a l u e=” InOut ” />
940 <pa r ame t e r name=” edgeType ” v a l u e=”RISING” />
941 <pa r ame t e r name=” gene ra t e IRQ ” va l u e=” f a l s e ” />
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942 <pa r ame t e r name=” i r qType ” v a l u e=”LEVEL” />
943 <pa r ame t e r name=” r e s e tV a l u e ” v a l u e=”0” />
944 <pa r ame t e r name=” s imDoTestBenchWir ing ” v a l u e=” f a l s e ” />
945 <pa r ame t e r name=” s imDr ivenValue ” v a l u e=”0” />
946 <pa r ame t e r name=” wid th ” v a l u e=”4” />
947 <pa r ame t e r name=” c l o ckRa t e ” v a l u e=” 50000000 ” />
948 < / module>
949 <module
950 k ind=” a l t e r a m em i f d d r 3 em i f ”
951 v e r s i o n=” 13 .0 ”
952 e n ab l ed=”1”
953 name=” mem i f dd r3 f pga ”>
954 <pa r ame t e r name=”MEMVENDOR” va l u e=”Micron ” />
955 <pa r ame t e r name=”MEMFORMAT” va l u e=”DISCRETE” />
956 <pa r ame t e r name=”RDIMM CONFIG” va l u e=” 0000000000000000 ” />
957 <pa r ame t e r name=”LRDIMM EXTENDED CONFIG”>0x000000000000000000< / pa r ame t e r>
958 <pa r ame t e r name=”DISCRETE FLY BY” va l u e=” t r u e ” />
959 <pa r ame t e r name=”DEVICE DEPTH” va l u e=”1” />
960 <pa r ame t e r name=”MEM MIRROR ADDRESSING” va l u e=”0” />
961 <pa r ame t e r name=”MEM CLK FREQ MAX” va l u e=” 800 .0 ” />
962 <pa r ame t e r name=”MEM ROW ADDR WIDTH” va l u e=” 15 ” />
963 <pa r ame t e r name=”MEM COL ADDR WIDTH” va l u e=”8” />
964 <pa r ame t e r name=”MEM DQ WIDTH” va l u e=” 32 ” />
965 <pa r ame t e r name=”MEM DQ PER DQS” va l u e=”8” />
966 <pa r ame t e r name=”MEM BANKADDRWIDTH” va l u e=”3” />
967 <pa r ame t e r name=”MEM IF DM PINS EN” va l u e=” t r u e ” />
968 <pa r ame t e r name=”MEM IF DQSN EN” va l u e=” t r u e ” />
969 <pa r ame t e r name=”MEM NUMBER OF DIMMS” va l u e=”1” />
970 <pa r ame t e r name=”MEM NUMBER OF RANKS PER DIMM” va l u e=”1” />
971 <pa r ame t e r name=”MEM NUMBER OF RANKS PER DEVICE” va l u e=”1” />
972 <pa r ame t e r name=”MEM RANK MULTIPLICATION FACTOR” va l u e=”1” />
973 <pa r ame t e r name=”MEM CK WIDTH” va l u e=”1” />
974 <pa r ame t e r name=”MEM CS WIDTH” va l u e=”1” />
975 <pa r ame t e r name=”MEM CLK EN WIDTH” va l u e=”1” />
976 <pa r ame t e r name=”ALTMEMPHY COMPATIBLE MODE” va l u e=” f a l s e ” />
977 <pa r ame t e r name=”NEXTGEN” va l u e=” t r u e ” />
978 <pa r ame t e r name=”MEM IF BOARD BASE DELAY” va l u e=” 10 ” />
979 <pa r ame t e r name=”MEM IF SIM VALID WINDOW” va l u e=”0” />
980 <pa r ame t e r name=”MEM GUARANTEED WRITE INIT” va l u e=” f a l s e ” />
981 <pa r ame t e r name=”MEM VERBOSE” va l u e=” t r u e ” />
982 <pa r ame t e r name=”PINGPONGPHY EN” va l u e=” f a l s e ” />
983 <pa r ame t e r name=”REFRESH BURST VALIDATION” va l u e=” f a l s e ” />
984 <pa r ame t e r name=”MEM BL” va l u e=”OTF” />
985 <pa r ame t e r name=”MEM BT” va l u e=” S e q u e n t i a l ” />
986 <pa r ame t e r name=”MEM ASR” va l u e=”Manual ” />
987 <pa r ame t e r name=”MEM SRT” va l u e=”Normal ” />
988 <pa r ame t e r name=”MEM PD” va l u e=”DLL o f f ” />
989 <pa r ame t e r name=”MEM DRV STR” va l u e=”RZQ /6 ” />
990 <pa r ame t e r name=”MEM DLL EN” va l u e=” t r u e ” />
991 <pa r ame t e r name=”MEM RTT NOM” va l u e=”RZQ /6 ” />
992 <pa r ame t e r name=”MEM RTT WR” va l u e=”RZQ /4 ” />
993 <pa r ame t e r name=”MEMWTCL” va l u e=”5” />
994 <pa r ame t e r name=”MEM ATCL” va l u e=” D i s ab l e d ” />
995 <pa r ame t e r name=”MEM TCL” va l u e=”6” />
996 <pa r ame t e r name=”MEM AUTO LEVELING MODE” va l u e=” t r u e ” />
997 <pa r ame t e r name=”MEM USER LEVELING MODE” va l u e=” Leve l i n g ” />
998 <pa r ame t e r name=”MEM INIT EN” va l u e=” f a l s e ” />
999 <pa r ame t e r name=”MEM INIT FILE” va l u e=” ” />
1000 <pa r ame t e r name=”DAT DATA WIDTH” va l u e=” 32 ” />
1001 <pa r ame t e r name=”TIMING TIS” va l u e=” 350 ” />
1002 <pa r ame t e r name=”TIMING TIH” va l u e=” 275 ” />
1003 <pa r ame t e r name=”TIMING TDS” va l u e=” 125 ” />
1004 <pa r ame t e r name=”TIMING TDH” va l u e=” 150 ” />
1005 <pa r ame t e r name=”TIMING TDQSQ” va l u e=” 200 ” />
1006 <pa r ame t e r name=”TIMING TQH” va l u e=” 0 . 38 ” />
1007 <pa r ame t e r name=”TIMING TDQSCK” va l u e=” 400 ” />
1008 <pa r ame t e r name=”TIMING TDQSCKDS” va l u e=” 450 ” />
1009 <pa r ame t e r name=”TIMING TDQSCKDM” va l u e=” 900 ” />
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1010 <pa r ame t e r name=”TIMING TDQSCKDL” va l u e=” 1200 ” />
1011 <pa r ame t e r name=”TIMING TDQSS” va l u e=” 0 . 25 ” />
1012 <pa r ame t e r name=”TIMING TQSH” va l u e=” 0 . 38 ” />
1013 <pa r ame t e r name=”TIMING TDSH” va l u e=” 0 . 2 ” />
1014 <pa r ame t e r name=”TIMING TDSS” va l u e=” 0 . 2 ” />
1015 <pa r ame t e r name=”MEM TINIT US” va l u e=” 500 ” />
1016 <pa r ame t e r name=”MEM TMRD CK” va l u e=”4” />
1017 <pa r ame t e r name=”MEM TRAS NS” va l u e=” 35 .0 ” />
1018 <pa r ame t e r name=”MEM TRCD NS” va l u e=” 13 .75 ” />
1019 <pa r ame t e r name=”MEM TRP NS” va l u e=” 13 .75 ” />
1020 <pa r ame t e r name=”MEM TREFI US” va l u e=” 7 . 8 ” />
1021 <pa r ame t e r name=”MEM TRFC NS” va l u e=” 260 .0 ” />
1022 <pa r ame t e r name=”CFG TCCD NS” va l u e=” 2 . 5 ” />
1023 <pa r ame t e r name=”MEM TWR NS” va l u e=” 15 .0 ” />
1024 <pa r ame t e r name=”MEMTWTR” va l u e=”4” />
1025 <pa r ame t e r name=”MEM TFAW NS” va l u e=” 40 .0 ” />
1026 <pa r ame t e r name=”MEM TRRD NS” va l u e=” 7 . 5 ” />
1027 <pa r ame t e r name=”MEM TRTP NS” va l u e=” 7 . 5 ” />
1028 <pa r ame t e r name=”RATE” va l u e=” F u l l ” />
1029 <pa r ame t e r name=”MEM CLK FREQ” va l u e=” 400 .0 ” />
1030 <pa r ame t e r name=”USE MEM CLK FREQ” va l u e=” f a l s e ” />
1031 <pa r ame t e r name=”FORCE DQS TRACKING” va l u e=”AUTO” />
1032 <pa r ame t e r name=”FORCE SHADOW REGS” va l u e=”AUTO” />
1033 <pa r ame t e r name=”MRS MIRROR PING PONG ATSO” va l u e=” f a l s e ” />
1034 <pa r ame t e r name=”SYS INFO DEVICE FAMILY” va l u e=” Cyclone V” />
1035 <pa r ame t e r name=”PARSE FRIENDLY DEVICE FAMILY PARAM VALID” va l u e=” f a l s e ” />
1036 <pa r ame t e r name=”PARSE FRIENDLY DEVICE FAMILY PARAM” va l u e=” ” />
1037 <pa r ame t e r name=”DEVICE FAMILY PARAM” va l u e=” ” />
1038 <pa r ame t e r name=”SPEED GRADE” va l u e=”7” />
1039 <pa r ame t e r name=” IS ES DEVICE” va l u e=” f a l s e ” />
1040 <pa r ame t e r name=”DISABLE CHILD MESSAGING” va l u e=” f a l s e ” />
1041 <pa r ame t e r name=”HARD EMIF” va l u e=” t r u e ” />
1042 <pa r ame t e r name=”HHP HPS” va l u e=” f a l s e ” />
1043 <pa r ame t e r name=”HHP HPS VERIFICATION” va l u e=” f a l s e ” />
1044 <pa r ame t e r name=”HHP HPS SIMULATION” va l u e=” f a l s e ” />
1045 <pa r ame t e r name=”HPS PROTOCOL” va l u e=”DEFAULT” />
1046 <pa r ame t e r name=”CUT NEW FAMILY TIMING” va l u e=” t r u e ” />
1047 <pa r ame t e r name=”POWER OF TWO BUS” va l u e=” t r u e ” />
1048 <pa r ame t e r name=”SOPC COMPAT RESET” va l u e=” f a l s e ” />
1049 <pa r ame t e r name=”AVL MAX SIZE” va l u e=”4” />
1050 <pa r ame t e r name=”BYTE ENABLE” va l u e=” t r u e ” />
1051 <pa r ame t e r name=”ENABLE CTRL AVALON INTERFACE” va l u e=” t r u e ” />
1052 <pa r ame t e r name=”CTL DEEP POWERDN EN” va l u e=” f a l s e ” />
1053 <pa r ame t e r name=”CTL SELF REFRESH EN” va l u e=” f a l s e ” />
1054 <pa r ame t e r name=”AUTO POWERDN EN” va l u e=” f a l s e ” />
1055 <pa r ame t e r name=”AUTO PD CYCLES” va l u e=”0” />
1056 <pa r ame t e r name=”CTL USR REFRESH EN” va l u e=” f a l s e ” />
1057 <pa r ame t e r name=”CTL AUTOPCH EN” va l u e=” f a l s e ” />
1058 <pa r ame t e r name=”CTL ZQCAL EN” va l u e=” f a l s e ” />
1059 <pa r ame t e r name=”ADDR ORDER” va l u e=”0” />
1060 <pa r ame t e r name=”CTL LOOK AHEAD DEPTH” va l u e=”4” />
1061 <pa r ame t e r name=”CONTROLLER LATENCY” va l u e=”5” />
1062 <pa r ame t e r name=”CFG REORDER DATA” va l u e=” f a l s e ” />
1063 <pa r ame t e r name=”STARVE LIMIT” va l u e=” 10 ” />
1064 <pa r ame t e r name=”CTL CSR ENABLED” va l u e=” f a l s e ” />
1065 <pa r ame t e r name=”CTL CSR CONNECTION” va l u e=”INTERNAL JTAG” />
1066 <pa r ame t e r name=”CTL ECC ENABLED” va l u e=” f a l s e ” />
1067 <pa r ame t e r name=”CTL HRB ENABLED” va l u e=” f a l s e ” />
1068 <pa r ame t e r name=”CTL ECC AUTO CORRECTION ENABLED” va l u e=” f a l s e ” />
1069 <pa r ame t e r name=”MULTICAST EN” va l u e=” f a l s e ” />
1070 <pa r ame t e r name=”CTL DYNAMIC BANK ALLOCATION” va l u e=” f a l s e ” />
1071 <pa r ame t e r name=”CTL DYNAMIC BANK NUM” va l u e=”4” />
1072 <pa r ame t e r name=”DEBUG MODE” va l u e=” f a l s e ” />
1073 <pa r ame t e r name=”ENABLE BURST MERGE” va l u e=” f a l s e ” />
1074 <pa r ame t e r name=”CTL ENABLE BURST INTERRUPT” va l u e=” f a l s e ” />
1075 <pa r ame t e r name=”CTL ENABLE BURST TERMINATE” va l u e=” f a l s e ” />
1076 <pa r ame t e r name=”LOCAL ID WIDTH” va l u e=”8” />
1077 <pa r ame t e r name=”WRBUFFER ADDR WIDTH” va l u e=”6” />
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1078 <pa r ame t e r name=”MAX PENDING WR CMD” va l u e=”8” />
1079 <pa r ame t e r name=”MAX PENDING RD CMD” va l u e=” 16 ” />
1080 <pa r ame t e r name=”USE MM ADAPTOR” va l u e=” t r u e ” />
1081 <pa r ame t e r name=”USE AXI ADAPTOR” va l u e=” f a l s e ” />
1082 <pa r ame t e r name=”HCX COMPAT MODE” va l u e=” f a l s e ” />
1083 <pa r ame t e r name=”CTL CMD QUEUE DEPTH” va l u e=”8” />
1084 <pa r ame t e r name=”CTL CSR READ ONLY” va l u e=”1” />
1085 <pa r ame t e r name=”CFG DATA REORDERING TYPE” va l u e=”INTER BANK” />
1086 <pa r ame t e r name=”NUM OF PORTS” va l u e=”1” />
1087 <pa r ame t e r name=”ENABLE BONDING” va l u e=” f a l s e ” />
1088 <pa r ame t e r name=”ENABLE USER ECC” va l u e=” f a l s e ” />
1089 <pa r ame t e r name=”AVL DATA WIDTH PORT” va l u e=” 256 ,32 ,32 ,32 ,32 ,32 ” />
1090 <pa r ame t e r name=”PRIORITY PORT” va l u e=” 1 , 1 , 1 , 1 , 1 , 1 ” />
1091 <pa r ame t e r name=”WEIGHT PORT” va l u e=” 0 , 0 , 0 , 0 , 0 , 0 ” />
1092 <pa r ame t e r name=”CPORT TYPE PORT”>B i d i r e c t i o n a l , B i d i r e c t i o n a l , B i d i r e c t i o n a l ,
B i d i r e c t i o n a l , B i d i r e c t i o n a l , B i d i r e c t i o n a l< / pa r ame t e r>
1093 <pa r ame t e r name=”ENABLE EMIT BFM MASTER” va l u e=” f a l s e ” />
1094 <pa r ame t e r name=”FORCE SEQUENCER TCL DEBUG MODE” va l u e=” f a l s e ” />
1095 <pa r ame t e r name=”ENABLE SEQUENCER MARGINING ON BY DEFAULT” va l u e=” f a l s e ” />
1096 <pa r ame t e r name=”REF CLK FREQ” va l u e=” 100 .0 ” />
1097 <pa r ame t e r name=”REF CLK FREQ PARAM VALID” va l u e=” f a l s e ” />
1098 <pa r ame t e r name=”REF CLK FREQ MIN PARAM” va l u e=” 0 . 0 ” />
1099 <pa r ame t e r name=”REF CLK FREQ MAX PARAM” va l u e=” 0 . 0 ” />
1100 <pa r ame t e r name=”PLL DR CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1101 <pa r ame t e r name=”PLL DR CLK FREQ SIM STR PARAM” va l u e=” ” />
1102 <pa r ame t e r name=”PLL DR CLK PHASE PS PARAM” va l u e=”0” />
1103 <pa r ame t e r name=”PLL DR CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1104 <pa r ame t e r name=”PLL DR CLK MULT PARAM” va l u e=”0” />
1105 <pa r ame t e r name=”PLL DR CLK DIV PARAM” va l u e=”0” />
1106 <pa r ame t e r name=”PLL MEM CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1107 <pa r ame t e r name=”PLL MEM CLK FREQ SIM STR PARAM” va l u e=” ” />
1108 <pa r ame t e r name=”PLL MEM CLK PHASE PS PARAM” va l u e=”0” />
1109 <pa r ame t e r name=”PLL MEM CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1110 <pa r ame t e r name=”PLL MEM CLK MULT PARAM” va l u e=”0” />
1111 <pa r ame t e r name=”PLL MEM CLK DIV PARAM” va l u e=”0” />
1112 <pa r ame t e r name=”PLL AFI CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1113 <pa r ame t e r name=”PLL AFI CLK FREQ SIM STR PARAM” va l u e=” ” />
1114 <pa r ame t e r name=”PLL AFI CLK PHASE PS PARAM” va l u e=”0” />
1115 <pa r ame t e r name=”PLL AFI CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1116 <pa r ame t e r name=”PLL AFI CLK MULT PARAM” va l u e=”0” />
1117 <pa r ame t e r name=”PLL AFI CLK DIV PARAM” va l u e=”0” />
1118 <pa r ame t e r name=”PLL WRITE CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1119 <pa r ame t e r name=”PLL WRITE CLK FREQ SIM STR PARAM” va l u e=” ” />
1120 <pa r ame t e r name=”PLL WRITE CLK PHASE PS PARAM” va l u e=”0” />
1121 <pa r ame t e r name=”PLL WRITE CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1122 <pa r ame t e r name=”PLL WRITE CLK MULT PARAM” va l u e=”0” />
1123 <pa r ame t e r name=”PLL WRITE CLK DIV PARAM” va l u e=”0” />
1124 <pa r ame t e r name=”PLL ADDR CMD CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1125 <pa r ame t e r name=”PLL ADDR CMD CLK FREQ SIM STR PARAM” va l u e=” ” />
1126 <pa r ame t e r name=”PLL ADDR CMD CLK PHASE PS PARAM” va l u e=”0” />
1127 <pa r ame t e r name=”PLL ADDR CMD CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1128 <pa r ame t e r name=”PLL ADDR CMD CLK MULT PARAM” va l u e=”0” />
1129 <pa r ame t e r name=”PLL ADDR CMD CLK DIV PARAM” va l u e=”0” />
1130 <pa r ame t e r name=”PLL AFI HALF CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1131 <pa r ame t e r name=”PLL AFI HALF CLK FREQ SIM STR PARAM” va l u e=” ” />
1132 <pa r ame t e r name=”PLL AFI HALF CLK PHASE PS PARAM” va l u e=”0” />
1133 <pa r ame t e r name=”PLL AFI HALF CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1134 <pa r ame t e r name=”PLL AFI HALF CLK MULT PARAM” va l u e=”0” />
1135 <pa r ame t e r name=”PLL AFI HALF CLK DIV PARAM” va l u e=”0” />
1136 <pa r ame t e r name=”PLL NIOS CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1137 <pa r ame t e r name=”PLL NIOS CLK FREQ SIM STR PARAM” va l u e=” ” />
1138 <pa r ame t e r name=”PLL NIOS CLK PHASE PS PARAM” va l u e=”0” />
1139 <pa r ame t e r name=”PLL NIOS CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1140 <pa r ame t e r name=”PLL NIOS CLK MULT PARAM” va l u e=”0” />
1141 <pa r ame t e r name=”PLL NIOS CLK DIV PARAM” va l u e=”0” />
1142 <pa r ame t e r name=”PLL CONFIG CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1143 <pa r ame t e r name=”PLL CONFIG CLK FREQ SIM STR PARAM” va l u e=” ” />
1144 <pa r ame t e r name=”PLL CONFIG CLK PHASE PS PARAM” va l u e=”0” />
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1145 <pa r ame t e r name=”PLL CONFIG CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1146 <pa r ame t e r name=”PLL CONFIG CLK MULT PARAM” va l u e=”0” />
1147 <pa r ame t e r name=”PLL CONFIG CLK DIV PARAM” va l u e=”0” />
1148 <pa r ame t e r name=”PLL P2C READ CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1149 <pa r ame t e r name=”PLL P2C READ CLK FREQ SIM STR PARAM” va l u e=” ” />
1150 <pa r ame t e r name=”PLL P2C READ CLK PHASE PS PARAM” va l u e=”0” />
1151 <pa r ame t e r name=”PLL P2C READ CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1152 <pa r ame t e r name=”PLL P2C READ CLK MULT PARAM” va l u e=”0” />
1153 <pa r ame t e r name=”PLL P2C READ CLK DIV PARAM” va l u e=”0” />
1154 <pa r ame t e r name=”PLL C2P WRITE CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1155 <pa r ame t e r name=”PLL C2P WRITE CLK FREQ SIM STR PARAM” va l u e=” ” />
1156 <pa r ame t e r name=”PLL C2P WRITE CLK PHASE PS PARAM” va l u e=”0” />
1157 <pa r ame t e r name=”PLL C2P WRITE CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1158 <pa r ame t e r name=”PLL C2P WRITE CLK MULT PARAM” va l u e=”0” />
1159 <pa r ame t e r name=”PLL C2P WRITE CLK DIV PARAM” va l u e=”0” />
1160 <pa r ame t e r name=”PLL HR CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1161 <pa r ame t e r name=”PLL HR CLK FREQ SIM STR PARAM” va l u e=” ” />
1162 <pa r ame t e r name=”PLL HR CLK PHASE PS PARAM” va l u e=”0” />
1163 <pa r ame t e r name=”PLL HR CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1164 <pa r ame t e r name=”PLL HR CLK MULT PARAM” va l u e=”0” />
1165 <pa r ame t e r name=”PLL HR CLK DIV PARAM” va l u e=”0” />
1166 <pa r ame t e r name=”PLL AFI PHY CLK FREQ PARAM” va l u e=” 0 . 0 ” />
1167 <pa r ame t e r name=”PLL AFI PHY CLK FREQ SIM STR PARAM” va l u e=” ” />
1168 <pa r ame t e r name=”PLL AFI PHY CLK PHASE PS PARAM” va l u e=”0” />
1169 <pa r ame t e r name=”PLL AFI PHY CLK PHASE PS SIM STR PARAM” va l u e=” ” />
1170 <pa r ame t e r name=”PLL AFI PHY CLK MULT PARAM” va l u e=”0” />
1171 <pa r ame t e r name=”PLL AFI PHY CLK DIV PARAM” va l u e=”0” />
1172 <pa r ame t e r name=”PLL CLK PARAM VALID” va l u e=” f a l s e ” />
1173 <pa r ame t e r name=”ENABLE EXTRA REPORTING” va l u e=” f a l s e ” />
1174 <pa r ame t e r name=”NUM EXTRA REPORT PATH” va l u e=” 10 ” />
1175 <pa r ame t e r name=”ENABLE ISS PROBES” va l u e=” f a l s e ” />
1176 <pa r ame t e r name=”CALIB REG WIDTH” va l u e=”8” />
1177 <pa r ame t e r name=”USE SEQUENCER BFM” va l u e=” f a l s e ” />
1178 <pa r ame t e r name=”DEFAULT FAST SIM MODEL” va l u e=” t r u e ” />
1179 <pa r ame t e r name=”PLL SHARING MODE” va l u e=”None” />
1180 <pa r ame t e r name=”NUM PLL SHARING INTERFACES” va l u e=”1” />
1181 <pa r ame t e r name=”EXPORT AFI HALF CLK” va l u e=” f a l s e ” />
1182 <pa r ame t e r name=”ABSTRACT REAL COMPARE TEST” va l u e=” f a l s e ” />
1183 <pa r ame t e r name=”INCLUDE BOARD DELAY MODEL” va l u e=” f a l s e ” />
1184 <pa r ame t e r name=”INCLUDE MULTIRANK BOARD DELAY MODEL” va l u e=” f a l s e ” />
1185 <pa r ame t e r name=”USE FAKE PHY” va l u e=” f a l s e ” />
1186 <pa r ame t e r name=”FORCE MAX LATENCY COUNT WIDTH” va l u e=”0” />
1187 <pa r ame t e r name=”ENABLE NON DESTRUCTIVE CALIB” va l u e=” f a l s e ” />
1188 <pa r ame t e r name=”TRACKING ERROR TEST” va l u e=” f a l s e ” />
1189 <pa r ame t e r name=”TRACKING WATCH TEST” va l u e=” f a l s e ” />
1190 <pa r ame t e r name=”MARGIN VARIATION TEST” va l u e=” f a l s e ” />
1191 <pa r ame t e r name=”EXTRA SETTINGS” va l u e=” ” />
1192 <pa r ame t e r name=”MEM DEVICE” va l u e=”MISSING MODEL” />
1193 <pa r ame t e r name=”FORCE SYNTHESIS LANGUAGE” va l u e=” ” />
1194 <pa r ame t e r name=”FORCED NUM WRITE FR CYCLE SHIFTS” va l u e=”0” />
1195 <pa r ame t e r name=”SEQUENCER TYPE” va l u e=”NIOS” />
1196 <pa r ame t e r name=”ADVERTIZE SEQUENCER SW BUILD FILES” va l u e=” f a l s e ” />
1197 <pa r ame t e r name=”FORCED NON LDC ADDR CMD MEM CK INVERT” va l u e=” f a l s e ” />
1198 <pa r ame t e r name=”PHY ONLY” va l u e=” f a l s e ” />
1199 <pa r ame t e r name=”SEQ MODE” va l u e=”0” />
1200 <pa r ame t e r name=”ADVANCED CK PHASES” va l u e=” f a l s e ” />
1201 <pa r ame t e r name=”COMMAND PHASE” va l u e=” 0 . 0 ” />
1202 <pa r ame t e r name=”MEM CK PHASE” va l u e=” 0 . 0 ” />
1203 <pa r ame t e r name=”P2C READ CLOCK ADD PHASE” va l u e=” 0 . 0 ” />
1204 <pa r ame t e r name=”C2P WRITE CLOCK ADD PHASE” va l u e=” 0 . 0 ” />
1205 <pa r ame t e r name=”ACV PHY CLK ADD FR PHASE” va l u e=” 0 . 0 ” />
1206 <pa r ame t e r name=”MEMVOLTAGE” va l u e=” 1 . 5V DDR3” />
1207 <pa r ame t e r name=”PLL LOCATION” va l u e=” Top Bottom ” />
1208 <pa r ame t e r name=”SKIP MEM INIT” va l u e=” t r u e ” />
1209 <pa r ame t e r name=”READ DQ DQS CLOCK SOURCE” va l u e=”INVERTED DQS BUS” />
1210 <pa r ame t e r name=”DQ INPUT REG USE CLKN” va l u e=” f a l s e ” />
1211 <pa r ame t e r name=”DQS DQSN MODE” va l u e=”DIFFERENTIAL” />
1212 <pa r ame t e r name=”AFI DEBUG INFO WIDTH” va l u e=” 32 ” />
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1213 <pa r ame t e r name=”CALIBRATION MODE” va l u e=” Skip ” />
1214 <pa r ame t e r name=”NIOS ROM DATA WIDTH” va l u e=” 32 ” />
1215 <pa r ame t e r name=”READ FIFO SIZE” va l u e=”8” />
1216 <pa r ame t e r name=”PHY CSR ENABLED” va l u e=” f a l s e ” />
1217 <pa r ame t e r name=”PHY CSR CONNECTION” va l u e=”INTERNAL JTAG” />
1218 <pa r ame t e r name=”USER DEBUG LEVEL” va l u e=”1” />
1219 <pa r ame t e r name=”TIMING BOARD DERATE METHOD” va l u e=”AUTO” />
1220 <pa r ame t e r name=”TIMING BOARD CK CKN SLEW RATE” va l u e=” 2 . 0 ” />
1221 <pa r ame t e r name=”TIMING BOARD AC SLEW RATE” va l u e=” 1 . 0 ” />
1222 <pa r ame t e r name=”TIMING BOARD DQS DQSN SLEW RATE” va l u e=” 2 . 0 ” />
1223 <pa r ame t e r name=”TIMING BOARD DQ SLEW RATE” va l u e=” 1 . 0 ” />
1224 <pa r ame t e r name=”TIMING BOARD TIS” va l u e=” 0 . 0 ” />
1225 <pa r ame t e r name=”TIMING BOARD TIH” va l u e=” 0 . 0 ” />
1226 <pa r ame t e r name=”TIMING BOARD TDS” va l u e=” 0 . 0 ” />
1227 <pa r ame t e r name=”TIMING BOARD TDH” va l u e=” 0 . 0 ” />
1228 <pa r ame t e r name=”TIMING BOARD ISI METHOD” va l u e=”AUTO” />
1229 <pa r ame t e r name=”TIMING BOARD AC EYE REDUCTION SU” va l u e=” 0 . 0 ” />
1230 <pa r ame t e r name=”TIMING BOARD AC EYE REDUCTION H” va l u e=” 0 . 0 ” />
1231 <pa r ame t e r name=”TIMING BOARD DQ EYE REDUCTION” va l u e=” 0 . 0 ” />
1232 <pa r ame t e r name=”TIMING BOARD DELTA DQS ARRIVAL TIME” va l u e=” 0 . 0 ” />
1233 <pa r ame t e r name=”PACKAGE DESKEW” va l u e=” f a l s e ” />
1234 <pa r ame t e r name=”AC PACKAGE DESKEW” va l u e=” f a l s e ” />
1235 <pa r ame t e r name=”TIMING BOARD MAX CK DELAY” va l u e=” 0 .29132963 ” />
1236 <pa r ame t e r name=”TIMING BOARD MAX DQS DELAY” va l u e=” 0 .286640405 ” />
1237 <pa r ame t e r name=”TIMING BOARD SKEW CKDQS DIMM MIN” va l u e=” −0.005828107 ” />
1238 <pa r ame t e r name=”TIMING BOARD SKEW CKDQS DIMM MAX” va l u e=” 0 .048251827 ” />
1239 <pa r ame t e r name=”TIMING BOARD SKEW BETWEEN DIMMS” va l u e=” 0 . 05 ” />
1240 <pa r ame t e r name=”TIMING BOARD SKEW WITHIN DQS” va l u e=” 0 .001782034 ” />
1241 <pa r ame t e r name=”TIMING BOARD SKEW BETWEEN DQS” va l u e=” 0 .029609881 ” />
1242 <pa r ame t e r name=”TIMING BOARD DQ TO DQS SKEW” va l u e=” 0 . 0 ” />
1243 <pa r ame t e r name=”TIMING BOARD AC SKEW” va l u e=” 0 .096664741 ” />
1244 <pa r ame t e r name=”TIMING BOARD AC TO CK SKEW” va l u e=” 0 .026243846 ” />
1245 <pa r ame t e r name=”ENABLE EXPORT SEQ DEBUG BRIDGE” va l u e=” f a l s e ” />
1246 <pa r ame t e r name=”CORE DEBUG CONNECTION” va l u e=”EXPORT” />
1247 <pa r ame t e r name=”ADD EXTERNAL SEQ DEBUG NIOS” va l u e=” f a l s e ” />
1248 <pa r ame t e r name=”ED EXPORT SEQ DEBUG” va l u e=” f a l s e ” />
1249 <pa r ame t e r name=”ADD EFFICIENCY MONITOR” va l u e=” f a l s e ” />
1250 <pa r ame t e r name=”ENABLE ABS RAM MEM INIT” va l u e=” f a l s e ” />
1251 <pa r ame t e r name=”ABS RAM MEM INIT FILENAME” va l u e=” memini t ” />
1252 <pa r ame t e r name=”DLL SHARING MODE” va l u e=”None” />
1253 <pa r ame t e r name=”NUM DLL SHARING INTERFACES” va l u e=”1” />
1254 <pa r ame t e r name=”OCT SHARING MODE” va l u e=”None” />
1255 <pa r ame t e r name=”NUM OCT SHARING INTERFACES” va l u e=”1” />
1256 <pa r ame t e r name=”AUTO DEVICE” va l u e=”5CSXFC6D6F31C8ES” />
1257 < / module>
1258 <module k ind=” c l o c k s o u r c e ” v e r s i o n=” 13 .0 ” enab l ed=”1” name=” r e f c l k 1 0 0 ”>
1259 <pa r ame t e r name=” c l o ckF r equency ” v a l u e=” 100000000 ” />
1260 <pa r ame t e r name=” clockFrequencyKnown ” va l u e=” t r u e ” />
1261 <pa r ame t e r name=” i npu tC l o ckF r equency ” v a l u e=”0” />
1262 <pa r ame t e r name=” r e s e t Synch r onou sEdge s ” v a l u e=”NONE” />
1263 < / module>
1264 <module k ind=” a l t e r a p l l ” v e r s i o n=” 13 .0 ” enab l ed=”1” name=” p l l 0 ”>
1265 <pa r ame t e r name=” d e v i c e f am i l y ” v a l u e=” Cyclone V” />
1266 <pa r ame t e r name=” g u i d e v i c e s p e e d g r a d e ” v a l u e=”7” />
1267 <pa r ame t e r name=” g u i p l l mod e ” v a l u e=” I n t e g e r −N PLL” />
1268 <pa r ame t e r name=” g u i r e f e r e n c e c l o c k f r e q u e n c y ” v a l u e=” 400 .0 ” />
1269 <pa r ame t e r name=” g u i c h a n n e l s p a c i n g ” v a l u e=” 0 . 0 ” />
1270 <pa r ame t e r name=” g u i o p e r a t i o n mod e ” v a l u e=” normal ” />
1271 <pa r ame t e r name=” g u i f e e d b a c k c l o c k ” v a l u e=” Globa l Clock ” />
1272 <pa r ame t e r name=” g u i f r a c t i o n a l c o u t ” v a l u e=” 32 ” />
1273 <pa r ame t e r name=” g u i d sm o u t s e l ” v a l u e=”1 s t o r d e r ” />
1274 <pa r ame t e r name=” g u i u s e l o c k e d ” v a l u e=” f a l s e ” />
1275 <pa r ame t e r name=” gu i e n adv p a r ams ” va l u e=” f a l s e ” />
1276 <pa r ame t e r name=” g u i n umb e r o f c l o c k s ” v a l u e=”1” />
1277 <pa r ame t e r name=” g u i m u l t i p l y f a c t o r ” v a l u e=”1” />
1278 <pa r ame t e r name=” g u i f r a c m u l t i p l y f a c t o r ” v a l u e=”1” />
1279 <pa r ame t e r name=” g u i d i v i d e f a c t o r n ” v a l u e=”1” />
1280 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 0 ” va l u e=” 100 .0 ” />
108
1281 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 0 ” v a l u e=”1” />
1282 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 0 ” va l u e=”0 MHz” />
1283 <pa r ame t e r name=” g u i p s u n i t s 0 ” v a l u e=” ps ” />
1284 <pa r ame t e r name=” g u i p h a s e s h i f t 0 ” v a l u e=”0” />
1285 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 0 ” v a l u e=”0” />
1286 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 0 ” v a l u e=”0” />
1287 <pa r ame t e r name=” g u i d u t y c y c l e 0 ” v a l u e=” 50 ” />
1288 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 1 ” va l u e=” 100 .0 ” />
1289 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 1 ” v a l u e=”1” />
1290 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 1 ” va l u e=”0 MHz” />
1291 <pa r ame t e r name=” g u i p s u n i t s 1 ” v a l u e=” ps ” />
1292 <pa r ame t e r name=” g u i p h a s e s h i f t 1 ” v a l u e=”0” />
1293 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 1 ” v a l u e=”0” />
1294 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 1 ” v a l u e=”0” />
1295 <pa r ame t e r name=” g u i d u t y c y c l e 1 ” v a l u e=” 50 ” />
1296 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 2 ” va l u e=” 100 .0 ” />
1297 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 2 ” v a l u e=”1” />
1298 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 2 ” va l u e=”0 MHz” />
1299 <pa r ame t e r name=” g u i p s u n i t s 2 ” v a l u e=” ps ” />
1300 <pa r ame t e r name=” g u i p h a s e s h i f t 2 ” v a l u e=”0” />
1301 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 2 ” v a l u e=”0” />
1302 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 2 ” v a l u e=”0” />
1303 <pa r ame t e r name=” g u i d u t y c y c l e 2 ” v a l u e=” 50 ” />
1304 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 3 ” va l u e=” 100 .0 ” />
1305 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 3 ” v a l u e=”1” />
1306 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 3 ” va l u e=”0 MHz” />
1307 <pa r ame t e r name=” g u i p s u n i t s 3 ” v a l u e=” ps ” />
1308 <pa r ame t e r name=” g u i p h a s e s h i f t 3 ” v a l u e=”0” />
1309 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 3 ” v a l u e=”0” />
1310 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 3 ” v a l u e=”0” />
1311 <pa r ame t e r name=” g u i d u t y c y c l e 3 ” v a l u e=” 50 ” />
1312 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 4 ” va l u e=” 100 .0 ” />
1313 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 4 ” v a l u e=”1” />
1314 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 4 ” va l u e=”0 MHz” />
1315 <pa r ame t e r name=” g u i p s u n i t s 4 ” v a l u e=” ps ” />
1316 <pa r ame t e r name=” g u i p h a s e s h i f t 4 ” v a l u e=”0” />
1317 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 4 ” v a l u e=”0” />
1318 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 4 ” v a l u e=”0” />
1319 <pa r ame t e r name=” g u i d u t y c y c l e 4 ” v a l u e=” 50 ” />
1320 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 5 ” va l u e=” 100 .0 ” />
1321 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 5 ” v a l u e=”1” />
1322 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 5 ” va l u e=”0 MHz” />
1323 <pa r ame t e r name=” g u i p s u n i t s 5 ” v a l u e=” ps ” />
1324 <pa r ame t e r name=” g u i p h a s e s h i f t 5 ” v a l u e=”0” />
1325 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 5 ” v a l u e=”0” />
1326 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 5 ” v a l u e=”0” />
1327 <pa r ame t e r name=” g u i d u t y c y c l e 5 ” v a l u e=” 50 ” />
1328 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 6 ” va l u e=” 100 .0 ” />
1329 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 6 ” v a l u e=”1” />
1330 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 6 ” va l u e=”0 MHz” />
1331 <pa r ame t e r name=” g u i p s u n i t s 6 ” v a l u e=” ps ” />
1332 <pa r ame t e r name=” g u i p h a s e s h i f t 6 ” v a l u e=”0” />
1333 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 6 ” v a l u e=”0” />
1334 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 6 ” v a l u e=”0” />
1335 <pa r ame t e r name=” g u i d u t y c y c l e 6 ” v a l u e=” 50 ” />
1336 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 7 ” va l u e=” 100 .0 ” />
1337 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 7 ” v a l u e=”1” />
1338 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 7 ” va l u e=”0 MHz” />
1339 <pa r ame t e r name=” g u i p s u n i t s 7 ” v a l u e=” ps ” />
1340 <pa r ame t e r name=” g u i p h a s e s h i f t 7 ” v a l u e=”0” />
1341 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 7 ” v a l u e=”0” />
1342 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 7 ” v a l u e=”0” />
1343 <pa r ame t e r name=” g u i d u t y c y c l e 7 ” v a l u e=” 50 ” />
1344 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 8 ” va l u e=” 100 .0 ” />
1345 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 8 ” v a l u e=”1” />
1346 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 8 ” va l u e=”0 MHz” />
1347 <pa r ame t e r name=” g u i p s u n i t s 8 ” v a l u e=” ps ” />
1348 <pa r ame t e r name=” g u i p h a s e s h i f t 8 ” v a l u e=”0” />
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1349 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 8 ” v a l u e=”0” />
1350 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 8 ” v a l u e=”0” />
1351 <pa r ame t e r name=” g u i d u t y c y c l e 8 ” v a l u e=” 50 ” />
1352 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 9 ” va l u e=” 100 .0 ” />
1353 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 9 ” v a l u e=”1” />
1354 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 9 ” va l u e=”0 MHz” />
1355 <pa r ame t e r name=” g u i p s u n i t s 9 ” v a l u e=” ps ” />
1356 <pa r ame t e r name=” g u i p h a s e s h i f t 9 ” v a l u e=”0” />
1357 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 9 ” v a l u e=”0” />
1358 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 9 ” v a l u e=”0” />
1359 <pa r ame t e r name=” g u i d u t y c y c l e 9 ” v a l u e=” 50 ” />
1360 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 1 0 ” va l u e=” 100 .0 ” />
1361 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 1 0 ” v a l u e=”1” />
1362 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 1 0 ” va l u e=”0 MHz” />
1363 <pa r ame t e r name=” g u i p s u n i t s 1 0 ” v a l u e=” ps ” />
1364 <pa r ame t e r name=” g u i p h a s e s h i f t 1 0 ” v a l u e=”0” />
1365 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 1 0 ” va l u e=”0” />
1366 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 1 0 ” v a l u e=”0” />
1367 <pa r ame t e r name=” g u i d u t y c y c l e 1 0 ” v a l u e=” 50 ” />
1368 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 1 1 ” va l u e=” 100 .0 ” />
1369 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 1 1 ” v a l u e=”1” />
1370 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 1 1 ” va l u e=”0 MHz” />
1371 <pa r ame t e r name=” g u i p s u n i t s 1 1 ” v a l u e=” ps ” />
1372 <pa r ame t e r name=” g u i p h a s e s h i f t 1 1 ” v a l u e=”0” />
1373 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 1 1 ” va l u e=”0” />
1374 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 1 1 ” v a l u e=”0” />
1375 <pa r ame t e r name=” g u i d u t y c y c l e 1 1 ” v a l u e=” 50 ” />
1376 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 1 2 ” va l u e=” 100 .0 ” />
1377 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 1 2 ” v a l u e=”1” />
1378 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 1 2 ” va l u e=”0 MHz” />
1379 <pa r ame t e r name=” g u i p s u n i t s 1 2 ” v a l u e=” ps ” />
1380 <pa r ame t e r name=” g u i p h a s e s h i f t 1 2 ” v a l u e=”0” />
1381 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 1 2 ” va l u e=”0” />
1382 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 1 2 ” v a l u e=”0” />
1383 <pa r ame t e r name=” g u i d u t y c y c l e 1 2 ” v a l u e=” 50 ” />
1384 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 1 3 ” va l u e=” 100 .0 ” />
1385 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 1 3 ” v a l u e=”1” />
1386 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 1 3 ” va l u e=”0 MHz” />
1387 <pa r ame t e r name=” g u i p s u n i t s 1 3 ” v a l u e=” ps ” />
1388 <pa r ame t e r name=” g u i p h a s e s h i f t 1 3 ” v a l u e=”0” />
1389 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 1 3 ” va l u e=”0” />
1390 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 1 3 ” v a l u e=”0” />
1391 <pa r ame t e r name=” g u i d u t y c y c l e 1 3 ” v a l u e=” 50 ” />
1392 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 1 4 ” va l u e=” 100 .0 ” />
1393 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 1 4 ” v a l u e=”1” />
1394 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 1 4 ” va l u e=”0 MHz” />
1395 <pa r ame t e r name=” g u i p s u n i t s 1 4 ” v a l u e=” ps ” />
1396 <pa r ame t e r name=” g u i p h a s e s h i f t 1 4 ” v a l u e=”0” />
1397 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 1 4 ” va l u e=”0” />
1398 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 1 4 ” v a l u e=”0” />
1399 <pa r ame t e r name=” g u i d u t y c y c l e 1 4 ” v a l u e=” 50 ” />
1400 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 1 5 ” va l u e=” 100 .0 ” />
1401 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 1 5 ” v a l u e=”1” />
1402 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 1 5 ” va l u e=”0 MHz” />
1403 <pa r ame t e r name=” g u i p s u n i t s 1 5 ” v a l u e=” ps ” />
1404 <pa r ame t e r name=” g u i p h a s e s h i f t 1 5 ” v a l u e=”0” />
1405 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 1 5 ” va l u e=”0” />
1406 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 1 5 ” v a l u e=”0” />
1407 <pa r ame t e r name=” g u i d u t y c y c l e 1 5 ” v a l u e=” 50 ” />
1408 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 1 6 ” va l u e=” 100 .0 ” />
1409 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 1 6 ” v a l u e=”1” />
1410 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 1 6 ” va l u e=”0 MHz” />
1411 <pa r ame t e r name=” g u i p s u n i t s 1 6 ” v a l u e=” ps ” />
1412 <pa r ame t e r name=” g u i p h a s e s h i f t 1 6 ” v a l u e=”0” />
1413 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 1 6 ” va l u e=”0” />
1414 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 1 6 ” v a l u e=”0” />
1415 <pa r ame t e r name=” g u i d u t y c y c l e 1 6 ” v a l u e=” 50 ” />
1416 <pa r ame t e r name=” g u i o u t p u t c l o c k f r e q u e n c y 1 7 ” va l u e=” 100 .0 ” />
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1417 <pa r ame t e r name=” g u i d i v i d e f a c t o r c 1 7 ” v a l u e=”1” />
1418 <pa r ame t e r name=” g u i a c t u a l o u t p u t c l o c k f r e q u e n c y 1 7 ” va l u e=”0 MHz” />
1419 <pa r ame t e r name=” g u i p s u n i t s 1 7 ” v a l u e=” ps ” />
1420 <pa r ame t e r name=” g u i p h a s e s h i f t 1 7 ” v a l u e=”0” />
1421 <pa r ame t e r name=” g u i p h a s e s h i f t d e g 1 7 ” va l u e=”0” />
1422 <pa r ame t e r name=” g u i a c t u a l p h a s e s h i f t 1 7 ” v a l u e=”0” />
1423 <pa r ame t e r name=” g u i d u t y c y c l e 1 7 ” v a l u e=” 50 ” />
1424 <pa r ame t e r name=” g u i p l l a u t o r e s e t ” v a l u e=” Off ” />
1425 <pa r ame t e r name=” g u i p l l b a n dw i d t h p r e s e t ” v a l u e=”Auto ” />
1426 <pa r ame t e r name=” g u i e n r e c o n f ” v a l u e=” f a l s e ” />
1427 <pa r ame t e r name=” g u i e n d p s p o r t s ” v a l u e=” f a l s e ” />
1428 <pa r ame t e r name=” g u i e n p h o u t p o r t s ” v a l u e=” f a l s e ” />
1429 <pa r ame t e r name=” g u i m i f g e n e r a t e ” v a l u e=” f a l s e ” />
1430 <pa r ame t e r name=” g u i e n a b l e m i f d p s ” v a l u e=” f a l s e ” />
1431 <pa r ame t e r name=” g u i d p s c n t r ” v a l u e=”C0” />
1432 <pa r ame t e r name=” gu i dps num ” va l u e=”1” />
1433 <pa r ame t e r name=” g u i d p s d i r ” v a l u e=” P o s i t i v e ” />
1434 <pa r ame t e r name=” g u i r e f c l k s w i t c h ” v a l u e=” f a l s e ” />
1435 <pa r ame t e r name=” g u i r e f c l k 1 f r e q u e n c y ” v a l u e=” 100 .0 ” />
1436 <pa r ame t e r name=” gu i sw i t c hove r mode ”>Automat ic Swi t chove r< / pa r ame t e r>
1437 <pa r ame t e r name=” g u i sw i t c h o v e r d e l a y ” v a l u e=”0” />
1438 <pa r ame t e r name=” g u i a c t i v e c l k ” v a l u e=” f a l s e ” />
1439 <pa r ame t e r name=” g u i c l k b a d ” v a l u e=” f a l s e ” />
1440 <pa r ame t e r name=” g u i e n a b l e c a s c a d e o u t ” v a l u e=” f a l s e ” />
1441 <pa r ame t e r name=” g u i e n a b l e c a s c a d e i n ” v a l u e=” f a l s e ” />
1442 <pa r ame t e r name=” g u i p l l c a s c a d i n g mod e ”>Cr e a t e an a d j p l l i n s i g n a l t o connec t w i th an
ups t r e am PLL< / pa r ame t e r>
1443 <pa r ame t e r name=”AUTO REFCLK CLOCK RATE” va l u e=” 400000000 ” />
1444 < / module>
1445 <module
1446 k ind=” a l t e r a a v a l o n mm c l o c k c r o s s i n g b r i d g e ”
1447 v e r s i o n=” 13 .0 ”
1448 e n ab l ed=”1”
1449 name=” mm c l o c k c r o s s i n g b r i d g e 0 ”>
1450 <pa r ame t e r name=”DATA WIDTH” va l u e=” 32 ” />
1451 <pa r ame t e r name=”SYMBOL WIDTH” va l u e=”8” />
1452 <pa r ame t e r name=”ADDRESS WIDTH” va l u e=” 28 ” />
1453 <pa r ame t e r name=”ADDRESS UNITS” va l u e=”WORDS” />
1454 <pa r ame t e r name=”MAX BURST SIZE” va l u e=”1” />
1455 <pa r ame t e r name=”COMMAND FIFO DEPTH” va l u e=”4” />
1456 <pa r ame t e r name=”RESPONSE FIFO DEPTH” va l u e=”4” />
1457 <pa r ame t e r name=”MASTER SYNC DEPTH” va l u e=”2” />
1458 <pa r ame t e r name=”SLAVE SYNC DEPTH” va l u e=”2” />
1459 <pa r ame t e r name=”AUTO M0 CLK CLOCK RATE” va l u e=” 100000000 ” />
1460 <pa r ame t e r name=”AUTO S0 CLK CLOCK RATE” va l u e=” 50000000 ” />
1461 <pa r ame t e r name=”AUTO DEVICE FAMILY” va l u e=” Cyclone V” />
1462 < / module>
1463 <module k ind=” ImgDif f ” v e r s i o n=” 1 . 0 ” enab l ed=”0” name=” ImgDi f f 0 ”>
1464 <pa r ame t e r name=”DATA WIDTH” va l u e=” 32 ” />
1465 <pa r ame t e r name=”ADDRESS WIDTH” va l u e=” 32 ” />
1466 <pa r ame t e r name=”MASTER WRITE BURST CAPABLE” va l u e=”0” />
1467 <pa r ame t e r name=”MASTER WRITE MAXIMUM BURST COUNT” va l u e=”2” />
1468 <pa r ame t e r name=”MASTER WRITE BURST COUNT WIDTH” va l u e=”2” />
1469 <pa r ame t e r name=”MASTER WRITE FIFO DEPTH” va l u e=” 32 ” />
1470 <pa r ame t e r name=”MASTER WRITE FIFO DEPTH LOG2” va l u e=”5” />
1471 <pa r ame t e r name=”MASTER WRITE MEMORY BASED FIFO” va l u e=”1” />
1472 <pa r ame t e r name=”MASTER READ BURST CAPABLE” va l u e=”0” />
1473 <pa r ame t e r name=”MASTER READ MAXIMUM BURST COUNT” va l u e=”2” />
1474 <pa r ame t e r name=”MASTER READ BURST COUNT WIDTH” va l u e=”2” />
1475 <pa r ame t e r name=”MASTER READ FIFO DEPTH” va l u e=” 32 ” />
1476 <pa r ame t e r name=”MASTER READ FIFO DEPTH LOG2” va l u e=”5” />
1477 <pa r ame t e r name=”MASTER READ MEMORY BASED FIFO” va l u e=”1” />
1478 <pa r ame t e r name=”IRQ EN” va l u e=”0” />
1479 <pa r ame t e r name=”AUTO CLK IN CLOCK RATE” va l u e=” 100000000 ” />
1480 <pa r ame t e r name=”AUTO DEVICE FAMILY” va l u e=” Cyclone V” />
1481 < / module>
1482 <module
1483 k ind=” a l t e r a a v a l o n mm c l o c k c r o s s i n g b r i d g e ”
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1484 v e r s i o n=” 13 .0 ”
1485 e n ab l ed=”1”
1486 name=” mm c l o c k c r o s s i n g b r i d g e 1 ”>
1487 <pa r ame t e r name=”DATA WIDTH” va l u e=” 32 ” />
1488 <pa r ame t e r name=”SYMBOL WIDTH” va l u e=”8” />
1489 <pa r ame t e r name=”ADDRESS WIDTH” va l u e=” 10 ” />
1490 <pa r ame t e r name=”ADDRESS UNITS” va l u e=”WORDS” />
1491 <pa r ame t e r name=”MAX BURST SIZE” va l u e=”1” />
1492 <pa r ame t e r name=”COMMAND FIFO DEPTH” va l u e=”4” />
1493 <pa r ame t e r name=”RESPONSE FIFO DEPTH” va l u e=”4” />
1494 <pa r ame t e r name=”MASTER SYNC DEPTH” va l u e=”2” />
1495 <pa r ame t e r name=”SLAVE SYNC DEPTH” va l u e=”2” />
1496 <pa r ame t e r name=”AUTO M0 CLK CLOCK RATE” va l u e=” 50000000 ” />
1497 <pa r ame t e r name=”AUTO S0 CLK CLOCK RATE” va l u e=” 100000000 ” />
1498 <pa r ame t e r name=”AUTO DEVICE FAMILY” va l u e=” Cyclone V” />
1499 < / module>
1500 <module k ind=” I PTe s t ” v e r s i o n=” 1 . 0 ” enab l ed=”1” name=” I PTe s t 0 ”>
1501 <pa r ame t e r name=”DATA WIDTH” va l u e=” 32 ” />
1502 <pa r ame t e r name=”ADDRESS WIDTH” va l u e=” 32 ” />
1503 <pa r ame t e r name=”MASTER WRITE BURST CAPABLE” va l u e=”0” />
1504 <pa r ame t e r name=”MASTER WRITE MAXIMUM BURST COUNT” va l u e=”2” />
1505 <pa r ame t e r name=”MASTER WRITE BURST COUNT WIDTH” va l u e=”2” />
1506 <pa r ame t e r name=”MASTER WRITE FIFO DEPTH” va l u e=” 32 ” />
1507 <pa r ame t e r name=”MASTER WRITE FIFO DEPTH LOG2” va l u e=”5” />
1508 <pa r ame t e r name=”MASTER WRITE MEMORY BASED FIFO” va l u e=”1” />
1509 <pa r ame t e r name=”MASTER READ BURST CAPABLE” va l u e=”0” />
1510 <pa r ame t e r name=”MASTER READ MAXIMUM BURST COUNT” va l u e=”2” />
1511 <pa r ame t e r name=”MASTER READ BURST COUNT WIDTH” va l u e=”2” />
1512 <pa r ame t e r name=”MASTER READ FIFO DEPTH” va l u e=” 32 ” />
1513 <pa r ame t e r name=”MASTER READ FIFO DEPTH LOG2” va l u e=”5” />
1514 <pa r ame t e r name=”MASTER READ MEMORY BASED FIFO” va l u e=”1” />
1515 <pa r ame t e r name=”IRQ EN” va l u e=”0” />
1516 <pa r ame t e r name=”AUTO CLK IN CLOCK RATE” va l u e=” 100000000 ” />
1517 <pa r ame t e r name=”AUTO DEVICE FAMILY” va l u e=” Cyclone V” />
1518 < / module>
1519 < c o nn e c t i o n
1520 k ind=” ava l on ”
1521 v e r s i o n=” 13 .0 ”
1522 s t a r t =” hps 0 . h 2 f l w a x i m a s t e r ”
1523 end=” s y s i d q s y s . c o n t r o l s l a v e ”>
1524 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1525 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00010000 ” />
1526 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1527 < / c o nn e c t i o n>
1528 < c o nn e c t i o n
1529 k ind=” ava l on ”
1530 v e r s i o n=” 13 .0 ”
1531 s t a r t =” hps 0 . h 2 f l w a x i m a s t e r ”
1532 end=” l e d p i o . s1 ”>
1533 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1534 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00010040 ” />
1535 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1536 < / c o nn e c t i o n>
1537 < c o nn e c t i o n
1538 k ind=” ava l on ”
1539 v e r s i o n=” 13 .0 ”
1540 s t a r t =” hps 0 . h 2 f l w a x i m a s t e r ”
1541 end=” d i p sw p i o . s1 ”>
1542 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1543 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00010080 ” />
1544 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1545 < / c o nn e c t i o n>
1546 < c o nn e c t i o n
1547 k ind=” ava l on ”
1548 v e r s i o n=” 13 .0 ”
1549 s t a r t =” hps 0 . h 2 f l w a x i m a s t e r ”
1550 end=” b u t t o n p i o . s1 ”>
1551 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
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1552 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0 x000100c0 ” />
1553 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1554 < / c o nn e c t i o n>
1555 < c o nn e c t i o n
1556 k ind=” i n t e r r u p t ”
1557 v e r s i o n=” 13 .0 ”
1558 s t a r t =” i n t r c a p t u r e r 0 . i n t e r r u p t r e c e i v e r ”
1559 end=” b u t t o n p i o . i r q ”>
1560 <pa r ame t e r name=” irqNumber ” v a l u e=”1” />
1561 < / c o nn e c t i o n>
1562 < c o nn e c t i o n
1563 k ind=” i n t e r r u p t ”
1564 v e r s i o n=” 13 .0 ”
1565 s t a r t =” i n t r c a p t u r e r 0 . i n t e r r u p t r e c e i v e r ”
1566 end=” d i p sw p i o . i r q ”>
1567 <pa r ame t e r name=” irqNumber ” v a l u e=”0” />
1568 < / c o nn e c t i o n>
1569 < c o nn e c t i o n
1570 k ind=” i n t e r r u p t ”
1571 v e r s i o n=” 13 .0 ”
1572 s t a r t =” i n t r c a p t u r e r 0 . i n t e r r u p t r e c e i v e r ”
1573 end=” j t a g u a r t . i r q ”>
1574 <pa r ame t e r name=” irqNumber ” v a l u e=”2” />
1575 < / c o nn e c t i o n>
1576 < c o nn e c t i o n
1577 k ind=” i n t e r r u p t ”
1578 v e r s i o n=” 13 .0 ”
1579 s t a r t =” hps 0 . f 2 h i r q 0 ”
1580 end=” d i p sw p i o . i r q ”>
1581 <pa r ame t e r name=” irqNumber ” v a l u e=”0” />
1582 < / c o nn e c t i o n>
1583 < c o nn e c t i o n
1584 k ind=” i n t e r r u p t ”
1585 v e r s i o n=” 13 .0 ”
1586 s t a r t =” hps 0 . f 2 h i r q 0 ”
1587 end=” b u t t o n p i o . i r q ”>
1588 <pa r ame t e r name=” irqNumber ” v a l u e=”1” />
1589 < / c o nn e c t i o n>
1590 < c o nn e c t i o n
1591 k ind=” i n t e r r u p t ”
1592 v e r s i o n=” 13 .0 ”
1593 s t a r t =” hps 0 . f 2 h i r q 0 ”
1594 end=” j t a g u a r t . i r q ”>
1595 <pa r ame t e r name=” irqNumber ” v a l u e=”2” />
1596 < / c o nn e c t i o n>
1597 < c o nn e c t i o n
1598 k ind=” ava l on ”
1599 v e r s i o n=” 13 .0 ”
1600 s t a r t =” hps 0 . h 2 f l w a x i m a s t e r ”
1601 end=” j t a g u a r t . a v a l o n j t a g s l a v e ”>
1602 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1603 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00020000 ” />
1604 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1605 < / c o nn e c t i o n>
1606 < c o nn e c t i o n
1607 k ind=” c l o ck ”
1608 v e r s i o n=” 13 .0 ”
1609 s t a r t =” e x t c l k 5 0 . c l k ”
1610 end=” i n t r c a p t u r e r 0 . c l o ck ” />
1611 < c o nn e c t i o n
1612 k ind=” c l o ck ”
1613 v e r s i o n=” 13 .0 ”
1614 s t a r t =” e x t c l k 5 0 . c l k ”
1615 end=” f p g a o n l y ma s t e r . c l k ” />
1616 < c o nn e c t i o n
1617 k ind=” c l o ck ”
1618 v e r s i o n=” 13 .0 ”
1619 s t a r t =” e x t c l k 5 0 . c l k ”
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1620 end=” j t a g u a r t . c l k ” />
1621 < c o nn e c t i o n
1622 k ind=” c l o ck ”
1623 v e r s i o n=” 13 .0 ”
1624 s t a r t =” e x t c l k 5 0 . c l k ”
1625 end=” b u t t o n p i o . c l k ” />
1626 < c o nn e c t i o n
1627 k ind=” c l o ck ”
1628 v e r s i o n=” 13 .0 ”
1629 s t a r t =” e x t c l k 5 0 . c l k ”
1630 end=” d i p sw p i o . c l k ” />
1631 < c o nn e c t i o n k ind=” c l o ck ” v e r s i o n=” 13 .0 ” s t a r t =” e x t c l k 5 0 . c l k ” end=” l e d p i o . c l k ” />
1632 < c o nn e c t i o n
1633 k ind=” c l o ck ”
1634 v e r s i o n=” 13 .0 ”
1635 s t a r t =” e x t c l k 5 0 . c l k ”
1636 end=” s y s i d q s y s . c l k ” />
1637 < c o nn e c t i o n
1638 k ind=” c l o ck ”
1639 v e r s i o n=” 13 .0 ”
1640 s t a r t =” e x t c l k 5 0 . c l k ”
1641 end=” hps 0 . h 2 f l w a x i c l o c k ” />
1642 < c o nn e c t i o n
1643 k ind=” c l o ck ”
1644 v e r s i o n=” 13 .0 ”
1645 s t a r t =” e x t c l k 5 0 . c l k ”
1646 end=” hps 0 . f 2 h a x i c l o c k ” />
1647 < c o nn e c t i o n
1648 k ind=” ava l on ”
1649 v e r s i o n=” 13 .0 ”
1650 s t a r t =” f p g a o n l y ma s t e r . ma s t e r ”
1651 end=” j t a g u a r t . a v a l o n j t a g s l a v e ”>
1652 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1653 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00020000 ” />
1654 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1655 < / c o nn e c t i o n>
1656 < c o nn e c t i o n
1657 k ind=” ava l on ”
1658 v e r s i o n=” 13 .0 ”
1659 s t a r t =” f p g a o n l y ma s t e r . ma s t e r ”
1660 end=” b u t t o n p i o . s1 ”>
1661 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1662 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0 x000100c0 ” />
1663 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1664 < / c o nn e c t i o n>
1665 < c o nn e c t i o n
1666 k ind=” ava l on ”
1667 v e r s i o n=” 13 .0 ”
1668 s t a r t =” f p g a o n l y ma s t e r . ma s t e r ”
1669 end=” d i p sw p i o . s1 ”>
1670 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1671 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00010080 ” />
1672 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1673 < / c o nn e c t i o n>
1674 < c o nn e c t i o n
1675 k ind=” ava l on ”
1676 v e r s i o n=” 13 .0 ”
1677 s t a r t =” f p g a o n l y ma s t e r . ma s t e r ”
1678 end=” l e d p i o . s1 ”>
1679 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1680 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00010040 ” />
1681 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1682 < / c o nn e c t i o n>
1683 < c o nn e c t i o n
1684 k ind=” ava l on ”
1685 v e r s i o n=” 13 .0 ”
1686 s t a r t =” f p g a o n l y ma s t e r . ma s t e r ”
1687 end=” s y s i d q s y s . c o n t r o l s l a v e ”>
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1688 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1689 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00010000 ” />
1690 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1691 < / c o nn e c t i o n>
1692 < c o nn e c t i o n
1693 k ind=” ava l on ”
1694 v e r s i o n=” 13 .0 ”
1695 s t a r t =” f p g a o n l y ma s t e r . ma s t e r ”
1696 end=” i n t r c a p t u r e r 0 . a v a l o n s l a v e 0 ”>
1697 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1698 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00030000 ” />
1699 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1700 < / c o nn e c t i o n>
1701 < c o nn e c t i o n
1702 k ind=” c l o ck ”
1703 v e r s i o n=” 13 .0 ”
1704 s t a r t =” e x t c l k 5 0 . c l k ”
1705 end=” h p s o n l y ma s t e r . c l k ” />
1706 < c o nn e c t i o n
1707 k ind=” ava l on ”
1708 v e r s i o n=” 13 .0 ”
1709 s t a r t =” h p s o n l y ma s t e r . ma s t e r ”
1710 end=” hps 0 . f 2 h a x i s l a v e ”>
1711 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1712 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x0000 ” />
1713 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1714 < / c o nn e c t i o n>
1715 < c o nn e c t i o n
1716 k ind=” c l o ck ”
1717 v e r s i o n=” 13 .0 ”
1718 s t a r t =” e x t c l k 5 0 . c l k ”
1719 end=” hps 0 . h 2 f a x i c l o c k ” />
1720 < c o nn e c t i o n
1721 k ind=” r e s e t ”
1722 v e r s i o n=” 13 .0 ”
1723 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1724 end=” i n t r c a p t u r e r 0 . r e s e t s i n k ” />
1725 < c o nn e c t i o n
1726 k ind=” r e s e t ”
1727 v e r s i o n=” 13 .0 ”
1728 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1729 end=” f p g a o n l y ma s t e r . c l k r e s e t ” />
1730 < c o nn e c t i o n
1731 k ind=” r e s e t ”
1732 v e r s i o n=” 13 .0 ”
1733 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1734 end=” j t a g u a r t . r e s e t ” />
1735 < c o nn e c t i o n
1736 k ind=” r e s e t ”
1737 v e r s i o n=” 13 .0 ”
1738 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1739 end=” b u t t o n p i o . r e s e t ” />
1740 < c o nn e c t i o n
1741 k ind=” r e s e t ”
1742 v e r s i o n=” 13 .0 ”
1743 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1744 end=” d i p sw p i o . r e s e t ” />
1745 < c o nn e c t i o n
1746 k ind=” r e s e t ”
1747 v e r s i o n=” 13 .0 ”
1748 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1749 end=” l e d p i o . r e s e t ” />
1750 < c o nn e c t i o n
1751 k ind=” r e s e t ”
1752 v e r s i o n=” 13 .0 ”
1753 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1754 end=” s y s i d q s y s . r e s e t ” />
1755 < c o nn e c t i o n
115
1756 k ind=” r e s e t ”
1757 v e r s i o n=” 13 .0 ”
1758 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1759 end=” h p s o n l y ma s t e r . c l k r e s e t ” />
1760 < c o nn e c t i o n
1761 k ind=” c l o ck ”
1762 v e r s i o n=” 13 .0 ”
1763 s t a r t =” r e f c l k 1 0 0 . c l k ”
1764 end=” mem i f dd r3 f pga . p l l r e f c l k ” />
1765 < c o nn e c t i o n
1766 k ind=” c l o ck ”
1767 v e r s i o n=” 13 .0 ”
1768 s t a r t =” mem i f dd r3 f pga . a f i c l k ”
1769 end=” p l l 0 . r e f c l k ” />
1770 < c o nn e c t i o n
1771 k ind=” r e s e t ”
1772 v e r s i o n=” 13 .0 ”
1773 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1774 end=” p l l 0 . r e s e t ” />
1775 < c o nn e c t i o n
1776 k ind=” r e s e t ”
1777 v e r s i o n=” 13 .0 ”
1778 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1779 end=” mem i f dd r3 f pga . mp cmd re s e t n 0 ” />
1780 < c o nn e c t i o n
1781 k ind=” r e s e t ”
1782 v e r s i o n=” 13 .0 ”
1783 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1784 end=” mem i f dd r3 f pga . m p r f i f o r e s e t n 0 ” />
1785 < c o nn e c t i o n
1786 k ind=” r e s e t ”
1787 v e r s i o n=” 13 .0 ”
1788 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1789 end=” mem i f dd r3 f pga . m p w f i f o r e s e t n 0 ” />
1790 < c o nn e c t i o n
1791 k ind=” r e s e t ”
1792 v e r s i o n=” 13 .0 ”
1793 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1794 end=” mem i f dd r3 f pga . m p r f i f o r e s e t n 1 ” />
1795 < c o nn e c t i o n
1796 k ind=” r e s e t ”
1797 v e r s i o n=” 13 .0 ”
1798 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1799 end=” mem i f dd r3 f pga . m p w f i f o r e s e t n 1 ” />
1800 < c o nn e c t i o n
1801 k ind=” r e s e t ”
1802 v e r s i o n=” 13 .0 ”
1803 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1804 end=” mem i f dd r3 f pga . m p r f i f o r e s e t n 2 ” />
1805 < c o nn e c t i o n
1806 k ind=” r e s e t ”
1807 v e r s i o n=” 13 .0 ”
1808 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1809 end=” mem i f dd r3 f pga . m p w f i f o r e s e t n 2 ” />
1810 < c o nn e c t i o n
1811 k ind=” r e s e t ”
1812 v e r s i o n=” 13 .0 ”
1813 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1814 end=” mem i f dd r3 f pga . m p r f i f o r e s e t n 3 ” />
1815 < c o nn e c t i o n
1816 k ind=” r e s e t ”
1817 v e r s i o n=” 13 .0 ”
1818 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1819 end=” mem i f dd r3 f pga . m p w f i f o r e s e t n 3 ” />
1820 < c o nn e c t i o n
1821 k ind=” c l o ck ”
1822 v e r s i o n=” 13 .0 ”
1823 s t a r t =” p l l 0 . o u t c l k 0 ”
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1824 end=” mem i f dd r3 f pga . mp cmd clk 0 ” />
1825 < c o nn e c t i o n
1826 k ind=” c l o ck ”
1827 v e r s i o n=” 13 .0 ”
1828 s t a r t =” p l l 0 . o u t c l k 0 ”
1829 end=” mem i f dd r3 f pga . m p r f i f o c l k 0 ” />
1830 < c o nn e c t i o n
1831 k ind=” c l o ck ”
1832 v e r s i o n=” 13 .0 ”
1833 s t a r t =” p l l 0 . o u t c l k 0 ”
1834 end=” mem i f dd r3 f pga . mp wf i f o c l k 0 ” />
1835 < c o nn e c t i o n
1836 k ind=” c l o ck ”
1837 v e r s i o n=” 13 .0 ”
1838 s t a r t =” p l l 0 . o u t c l k 0 ”
1839 end=” mem i f dd r3 f pga . m p r f i f o c l k 1 ” />
1840 < c o nn e c t i o n
1841 k ind=” c l o ck ”
1842 v e r s i o n=” 13 .0 ”
1843 s t a r t =” p l l 0 . o u t c l k 0 ”
1844 end=” mem i f dd r3 f pga . m p r f i f o c l k 2 ” />
1845 < c o nn e c t i o n
1846 k ind=” c l o ck ”
1847 v e r s i o n=” 13 .0 ”
1848 s t a r t =” p l l 0 . o u t c l k 0 ”
1849 end=” mem i f dd r3 f pga . mp wf i f o c l k 1 ” />
1850 < c o nn e c t i o n
1851 k ind=” c l o ck ”
1852 v e r s i o n=” 13 .0 ”
1853 s t a r t =” p l l 0 . o u t c l k 0 ”
1854 end=” mem i f dd r3 f pga . mp wf i f o c l k 2 ” />
1855 < c o nn e c t i o n
1856 k ind=” c l o ck ”
1857 v e r s i o n=” 13 .0 ”
1858 s t a r t =” p l l 0 . o u t c l k 0 ”
1859 end=” mem i f dd r3 f pga . m p r f i f o c l k 3 ” />
1860 < c o nn e c t i o n
1861 k ind=” c l o ck ”
1862 v e r s i o n=” 13 .0 ”
1863 s t a r t =” p l l 0 . o u t c l k 0 ”
1864 end=” mem i f dd r3 f pga . mp wf i f o c l k 3 ” />
1865 < c o nn e c t i o n
1866 k ind=” r e s e t ”
1867 v e r s i o n=” 13 .0 ”
1868 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1869 end=” r e f c l k 1 0 0 . c l k i n r e s e t ” />
1870 < c o nn e c t i o n
1871 k ind=” ava l on ”
1872 v e r s i o n=” 13 .0 ”
1873 s t a r t =” hps 0 . h 2 f a x i m a s t e r ”
1874 end=” mm c l o c k c r o s s i n g b r i d g e 0 . s0 ”>
1875 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1876 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x0000 ” />
1877 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1878 < / c o nn e c t i o n>
1879 < c o nn e c t i o n
1880 k ind=” ava l on ”
1881 v e r s i o n=” 13 .0 ”
1882 s t a r t =” mm c l o c k c r o s s i n g b r i d g e 0 .m0”
1883 end=” mem i f dd r3 f pga . a v l 0 ”>
1884 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1885 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x0000 ” />
1886 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1887 < / c o nn e c t i o n>
1888 < c o nn e c t i o n
1889 k ind=” c l o ck ”
1890 v e r s i o n=” 13 .0 ”
1891 s t a r t =” p l l 0 . o u t c l k 0 ”
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1892 end=” mm c l o c k c r o s s i n g b r i d g e 0 . m0 clk ” />
1893 < c o nn e c t i o n
1894 k ind=” c l o ck ”
1895 v e r s i o n=” 13 .0 ”
1896 s t a r t =” e x t c l k 5 0 . c l k ”
1897 end=” mm c l o c k c r o s s i n g b r i d g e 0 . s 0 c l k ” />
1898 < c o nn e c t i o n
1899 k ind=” r e s e t ”
1900 v e r s i o n=” 13 .0 ”
1901 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1902 end=” mm c l o c k c r o s s i n g b r i d g e 0 . s 0 r e s e t ” />
1903 < c o nn e c t i o n
1904 k ind=” r e s e t ”
1905 v e r s i o n=” 13 .0 ”
1906 s t a r t =” r e f c l k 1 0 0 . c l k r e s e t ”
1907 end=” mem i f dd r3 f pga . s o f t r e s e t ” />
1908 < c o nn e c t i o n
1909 k ind=” r e s e t ”
1910 v e r s i o n=” 13 .0 ”
1911 s t a r t =” r e f c l k 1 0 0 . c l k r e s e t ”
1912 end=” mem i f dd r3 f pga . g l o b a l r e s e t ” />
1913 < c o nn e c t i o n
1914 k ind=” r e s e t ”
1915 v e r s i o n=” 13 .0 ”
1916 s t a r t =” r e f c l k 1 0 0 . c l k r e s e t ”
1917 end=” mm c l o c k c r o s s i n g b r i d g e 0 . m0 r e s e t ” />
1918 < c o nn e c t i o n
1919 k ind=” r e s e t ”
1920 v e r s i o n=” 13 .0 ”
1921 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1922 end=” ImgDi f f 0 . c l k i n r e s e t ” />
1923 < c o nn e c t i o n
1924 k ind=” c l o ck ”
1925 v e r s i o n=” 13 .0 ”
1926 s t a r t =” p l l 0 . o u t c l k 0 ”
1927 end=” ImgDi f f 0 . c l k i n ” />
1928 < c o nn e c t i o n
1929 k ind=” ava l on ”
1930 v e r s i o n=” 13 .0 ”
1931 s t a r t =” ImgDi f f 0 . m a s t e r r e a d ”
1932 end=” mem i f dd r3 f pga . a v l 0 ”>
1933 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1934 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x0000 ” />
1935 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1936 < / c o nn e c t i o n>
1937 < c o nn e c t i o n
1938 k ind=” ava l on ”
1939 v e r s i o n=” 13 .0 ”
1940 s t a r t =” ImgDi f f 0 . m a s t e r w r i t e ”
1941 end=” mem i f dd r3 f pga . a v l 0 ”>
1942 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1943 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x0000 ” />
1944 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1945 < / c o nn e c t i o n>
1946 < c o nn e c t i o n
1947 k ind=” ava l on ”
1948 v e r s i o n=” 13 .0 ”
1949 s t a r t =” hps 0 . h 2 f l w a x i m a s t e r ”
1950 end=” mm c l o c k c r o s s i n g b r i d g e 1 . s0 ”>
1951 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1952 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x00030000 ” />
1953 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1954 < / c o nn e c t i o n>
1955 < c o nn e c t i o n
1956 k ind=” ava l on ”
1957 v e r s i o n=” 13 .0 ”
1958 s t a r t =” mm c l o c k c r o s s i n g b r i d g e 1 .m0”
1959 end=” ImgDi f f 0 . c s r ”>
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1960 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1961 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x0000 ” />
1962 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1963 < / c o nn e c t i o n>
1964 < c o nn e c t i o n
1965 k ind=” r e s e t ”
1966 v e r s i o n=” 13 .0 ”
1967 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1968 end=” mm c l o c k c r o s s i n g b r i d g e 1 . s 0 r e s e t ” />
1969 < c o nn e c t i o n
1970 k ind=” c l o ck ”
1971 v e r s i o n=” 13 .0 ”
1972 s t a r t =” p l l 0 . o u t c l k 0 ”
1973 end=” mm c l o c k c r o s s i n g b r i d g e 1 . s 0 c l k ” />
1974 < c o nn e c t i o n
1975 k ind=” c l o ck ”
1976 v e r s i o n=” 13 .0 ”
1977 s t a r t =” e x t c l k 5 0 . c l k ”
1978 end=” mm c l o c k c r o s s i n g b r i d g e 1 . m0 clk ” />
1979 < c o nn e c t i o n
1980 k ind=” r e s e t ”
1981 v e r s i o n=” 13 .0 ”
1982 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
1983 end=” mm c l o c k c r o s s i n g b r i d g e 1 . m0 r e s e t ” />
1984 < c o nn e c t i o n
1985 k ind=” ava l on ”
1986 v e r s i o n=” 13 .0 ”
1987 s t a r t =” mm c l o c k c r o s s i n g b r i d g e 1 .m0”
1988 end=” I PTe s t 0 . c s r ”>
1989 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1990 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x0800 ” />
1991 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
1992 < / c o nn e c t i o n>
1993 < c o nn e c t i o n
1994 k ind=” ava l on ”
1995 v e r s i o n=” 13 .0 ”
1996 s t a r t =” I PTe s t 0 . m a s t e r w r i t e ”
1997 end=” mem i f dd r3 f pga . a v l 0 ”>
1998 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
1999 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x0000 ” />
2000 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
2001 < / c o nn e c t i o n>
2002 < c o nn e c t i o n
2003 k ind=” ava l on ”
2004 v e r s i o n=” 13 .0 ”
2005 s t a r t =” I PTe s t 0 . m a s t e r r e a d ”
2006 end=” mem i f dd r3 f pga . a v l 0 ”>
2007 <pa r ame t e r name=” a r b i t r a t i o n P r i o r i t y ” v a l u e=”1” />
2008 <pa r ame t e r name=” ba seAdd re s s ” v a l u e=”0x0000 ” />
2009 <pa r ame t e r name=” d e f a u l t C o n n e c t i o n ” v a l u e=” f a l s e ” />
2010 < / c o nn e c t i o n>
2011 < c o nn e c t i o n
2012 k ind=” c l o ck ”
2013 v e r s i o n=” 13 .0 ”
2014 s t a r t =” p l l 0 . o u t c l k 0 ”
2015 end=” I PTe s t 0 . c l k i n ” />
2016 < c o nn e c t i o n
2017 k ind=” r e s e t ”
2018 v e r s i o n=” 13 .0 ”
2019 s t a r t =” e x t c l k 5 0 . c l k r e s e t ”
2020 end=” I PTe s t 0 . c l k i n r e s e t ” />
2021 < i n t e r c o n n e c tR e q u i r eme n t f o r=”$ sys tem ” name=”qsys mm . c l o c kC r o s s i n gAdap t e r ” v a l u e=”FIFO” /
>
2022 < i n t e r c o n n e c tR e q u i r eme n t f o r=”$ sys tem ” name=”qsys mm . maxAdd i t i ona lLa t ency ” v a l u e=”4” />
2023 < i n t e r c o n n e c tR e q u i r eme n t f o r=” h p s o n l y ma s t e r . ma s t e r ” name=”qsys mm . s e c u r i t y ” v a l u e=”
SECURE” />
2024 < / sys tem>
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Listing 16.2: Qsys System - Code View (orion system.qsys)
16.3.4 Top Level Verilog (orion top.v)
1 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
2 / / T i t l e : o r i o n t o p . v / /
3 / / Rev : Rev 1 / /
4 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
5 / / De s c r i p t i o n : S en i o r Des ign Top Leve l F i l e ( based on go l d e n t o p . v ) / /
6 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
7 / / **************************ORIGIONAL COMMENTS****************************** / /
8 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
9 / / T i t l e : g o l d e n t o p . v / /
10 / / Rev : Rev 5 / /
11 / / Crea t e d : November 30 , 2012 / /
12 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
13 / / De s c r i p t i o n : Cyclone V SX SoC p i n o u t and IO S t anda r d example d e s i g n / /
14 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
15 / / Rev i s i o n H i s t o r y : / /
16 / / Rev 0 : 1 s t c u t / /
17 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
18 / /−−−−−− 1 −−−−−−− 2 −−−−−−− 3 −−−−−−− 4 −−−−−−− 5 −−−−−−− 6 −−−−−−− 7 −−−−−−7
19 / /−−−−−− 0 −−−−−−− 0 −−−−−−− 0 −−−−−−− 0 −−−−−−− 0 −−−−−−− 0 −−−−−−− 0 −−−−−−8
20 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21 / / Copy r i gh t 2012 A l t e r a Co r p o r a t i o n . A l l r i g h t s r e s e r v e d . A l t e r a p r o d u c t s
22 / / a r e p r o t e c t e d unde r numerous U. S . and f o r e i g n p a t e n t s , maskwork r i g h t s ,
23 / / c o p y r i g h t s and o t h e r i n t e l l e c t u a l p r o p e r t y laws .
24 / /
25 / / Thi s r e f e r e n c e d e s i g n f i l e , and your use t h e r e o f , i s s u b j e c t t o and
26 / / governed by t h e t e rms and c o n d i t i o n s o f t h e a p p l i c a b l e A l t e r a Re f e r enc e
27 / / Design L i c en s e Agreement . By u s i ng t h i s r e f e r e n c e d e s i g n f i l e , you
28 / / i n d i c a t e your a c c e p t a n c e o f such t e rms and c o n d i t i o n s between you and
29 / / A l t e r a Co r p o r a t i o n . In t h e ev en t t h a t you do no t a g r e e wi th such t e rms and
30 / / c o n d i t i o n s , you may no t use t h e r e f e r e n c e d e s i g n f i l e . P l e a s e p romp t ly
31 / / d e s t r o y any c o p i e s you have made .
32 / /
33 / / Thi s r e f e r e n c e d e s i g n f i l e be i ng p r ov i d ed on an ” as− i s ” b a s i s and as an
34 / / accommodat ion and t h e r e f o r e a l l w a r r a n t i e s , r e p r e s e n t a t i o n s o r g u a r a n t e e s
35 / / of any k ind ( whe the r exp r e s s , imp l i e d o r s t a t u t o r y ) i n c l u d i n g , w i t h ou t
36 / / l i m i t a t i o n , w a r r a n t i e s o f m e r c h a n t a b i l i t y , non− i n f r i n g emen t , o r f i t n e s s f o r
37 / / a p a r t i c u l a r purpose , a r e s p e c i f i c a l l y d i s c l a im e d . By making t h i s
38 / / r e f e r e n c e d e s i g n f i l e a v a i l a b l e , A l t e r a e x p r e s s l y does no t recommend ,
39 / / s u g g e s t o r r e q u i r e t h a t t h i s r e f e r e n c e d e s i g n f i l e be used i n comb ina t i on





45 ‘ d e f i n e HPS
46 / / ‘ d e f i n e HPS GPIO
47 ‘ d e f i n e DDR3 FPGA
48 ‘ d e f i n e DDR3 HPS
49 ‘ d e f i n e HPS USB
50 / / ‘ d e f i n e I2C FPGA
51 / / ‘ d e f i n e MAX FPGA
52
53 / / ‘ d e f i n e SDI FPGA
54 ‘ d e f i n e ENET FPGA
55 / / ‘ d e f i n e PCIE FPGA
56
57 / / ‘ d e f i n e HSMA XCVR
58 / / ‘ d e f i n e HSMA LVDS
59 / / ‘ d e f i n e HSMA PARALLEL
60 / / ‘ d e f i n e HSMA CMOS
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61 / / ‘ d e f i n e PCIE XCVR
62 / / ‘ d e f i n e SDI XCVR
63
64 module o r i o n t o p (
65 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
66 /*
67 / / User−IO−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//X p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
68 o u t p u t [ 3 : 0 ] u s e r l e d f p g a ,
69
70 / /GPLL−CLK−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//X p i n s
71 i n p u t c lk 100m fpga , / / 2 . 5V / / 1 0 0 MHz (2 nd copy t o max )
72 i n p u t c lk 50m fpga , / / 2 . 5V / / 5 0MHz (2 nd copy t o max )
73
74 i n p u t c l k t o p1 , / / 2 . 5V / / 1 5 6 . 2 5 MHz a d j u s t a b l e
75 i n p u t c l k bo t 1 , / / 1 . 5V / / 1 0 0 MHz a j u s t a b l e
76
77 o u t p u t d d r 3 f p g a c s n , / / SSTL15 / / Chip S e l e c t
78 i n p u t c p u r e s e t n / / 2 . 5V / / NIOS CPU Rese t Pu shbu t t on
79 * /
80 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
81 / / / / / / / / / / / / / / / / / / / / Hard P r o c e s s o r System (HPS) p i n s / / / / / / / / / / / / / / / / / / / / / / / /
82 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
83
84 ‘ i f d e f HPS
85 / /HPS−CLK−INPUT−−−−−−−−−−−−−−−−−−−−−−−−//2 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
86 / / i n p u t c l k o s c1 , / / 3 . 3V / / Not f o r i n s t a n t i a t i o n
87 / / i n p u t c l k o s c2 , / / 3 . 3V / / Not f o r i n s t a n t i a t i o n
88
89 / /HPS−Rese t −−−−−−−−−−−−−−−−−−−−−−−−−−−−//2 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
90 / / i n o u t m i c t o r r s t n , / / 3 . 3V / / Cold Rese t
91 / / i n p u t h p s r e s e t n , / / 3 . 3V / /Warm Rese t
92
93 / /HPS−UART−−−−−−−−−−−−−−−−−−−−−−−−−−−−//2 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
94 i n p u t u a r t r x , / / 3 . 3V LV / /UART Rece ive
95 o u t p u t u a r t t x , / / 3 . 3V / /UART Tran smi t
96
97
98 / /HPS−I2C−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//2 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
99 i n o u t i 2 c s c l h p s , / / 3 . 3V / /HPS I2C Clock o u t p u t
100 i n o u t i 2 c s d a h p s , / / 3 . 3V / /HPS I2C Data I n p u t / Outpu t
101
102 / /HPS−SPI−Bus−−−−−−−−−−−−−−−−−−−−−−−−−−//4 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
103 o u t p u t s p i c s n , / / 3 . 3V / / S l ave Se l 0 − LTC Analog
104 i n p u t s p i m i so , / / 3 . 3V / / Maste r I n p u t
105 o u t p u t s p i mos i , / / 3 . 3V / / Maste r Outpu t
106 o u t p u t s p i s c k , / / 3 . 3V / / Clock Outpu t
107
108 / /HPS−QSPI−Flash −−−−−−−−−−−−−−−−−−−−−−−//6 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
109 o u t p u t q s p i c l k , / / 3 . 3V / / Clock
110 i n o u t [ 3 : 0 ] q s p i i o , / / 3 . 3V / / Data
111 o u t p u t q s p i s s 0 , / / 3 . 3V / / S e l e c t
112
113 / /HPS−SD−Card−Flash −−−−−−−−−−−−−−−−−−−−//7 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
114 o u t p u t s d c l k , / / 3 . 3V / /
115 i n o u t sd cmd , / / 3 . 3V / /
116 / / ou t p u t sd pwren , / / 3 . 3V / /
117 i n o u t [ 3 : 0 ] s d d a t , / / 3 . 3V / / ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? shou l d on ly be ( 3 : 0 )
? ? ? ? ? ? ? ?
118 / / i n o u t [ 7 : 0 ] s d d a t , / / 3 . 3V / / ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? shou l d on ly be ( 3 : 0 )
? ? ? ? ? ? ? ?
119
120
121 / /HPS−E th e r n e t −−−−10/100/1000−−−−−−−−−−//14 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
122 o u t p u t e n e t h p s g t x c l k , / / 3 . 3V / /Gb E t h e r n e t Clock
123 / / i n p u t e n e t h p s i n t n , / / 3 . 3V / / P l a c ed on HPS GPIO
124 o u t p u t ene t hps mdc , / / 3 . 3V / /MDIO Clock (TR=0)
125 i n o u t ene t hp s md io , / / 3 . 3V / /MDIO Data (TR=0)
126 i n p u t e n e t h p s r x c l k , / / 3 . 3V / / Rece ive Data
121
127 i n p u t e n e t h p s r x d v , / / 3 . 3V / / Rece ive Data Va l i d / Cont
128 i n p u t [ 3 : 0 ] e n e t h p s r x d , / / 3 . 3V / / Rece ive Data
129 o u t p u t e n e t h p s t x e n , / / 3 . 3V / / Tran smi t Data Enab le / Cont
130 o u t p u t [ 3 : 0 ] e n e t h p s t x d , / / 3 . 3V / / Tran smi t Data
131
132 / /HPS−CAN−BUS−−−−−−−−−−−−−−−−−−−−−−−−−−//2 p i n s / /
133 i n p u t c an 0 rx , / / 3 . 3V / /HPS on ly
134 o u t p u t c a n 0 t x , / / 3 . 3V / /HPS on ly
135
136 / /HPS−Trace −−−−−−−−−−−−−−−−−−−−−−−−−−−−//10 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
137 / / i n p u t m i c t o r r s t n , / / 3 . 3V / / ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? no t i n Qsys − needed ?
138 o u t p u t t r a c e c l k m i c , / / 3 . 3V / /
139 o u t p u t [ 7 : 0 ] t r a c e d a t a , / / 3 . 3V / /
140
141 ‘ e n d i f
142
143 ‘ i f d e f HPS GPIO
144 / /HPS−User−IO−−−−−−−−−−−−−−−−−−−−−−−−−−//X p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
145 i n o u t [ 3 : 0 ] u s e r d i p sw hp s , / / 1 . 5V
146 i n o u t [ 3 : 0 ] u s e r l e d h p s , / / 3 . 3V
147 i n o u t [ 1 : 0 ] u s e r pb hp s , / / 1 . 5V
148 ‘ e n d i f
149
150 ‘ i f d e f HPS USB
151 / /HPS−USB−OTG−−−−−−−−−−−−−−−−−−−−−−−−−//19 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
152 i n p u t u sb c l k , / / 3 . 3V / / Clock
153 i n o u t [ 7 : 0 ] u s b d a t a , / / 3 . 3V / /
154 i n p u t u sb nx t , / / 3 . 3V / /
155 i n p u t u s b d i r , / / 3 . 3V / /
156 o u t p u t u s b s t p , / / 3 . 3V / /
157 / / i n p u t usb empty ,
158 / / i n p u t u s b f u l l ,
159 / / ou t p u t usb oen ,
160 / / ou t p u t u sb rdn ,
161 / / ou t p u t u s b r e s e t n ,
162 / / ou t p u t u s b s c l ,
163 / / i n o u t u sb sda ,
164 / / ou t p u t usb wrn ,
165 ‘ e n d i f
166
167 / /HPS−DDR3−400Mx40−−−−−−−−−−−−−−−−−−−−−//78 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
168 ‘ i f d e f DDR3 HPS
169 o u t p u t [ 1 4 : 0 ] dd r3 hp s a , / / SSTL15 / / Address
170 o u t p u t [ 2 : 0 ] dd r3 hp s ba , / / SSTL15 / / Bank Address
171 o u t p u t dd r 3 hp s c a s n , / / SSTL15 / / Column Address S t r o b e
172 o u t p u t dd r3 hp s cke , / / SSTL15 / / Clock Enab le
173 o u t p u t d d r 3 h p s c l k n , / / SSTL15 / / Di f f Clock − Neg
174 o u t p u t d d r 3 h p s c l k p , / / SSTL15 / / Di f f Clock − Pos
175 o u t p u t dd r 3 hp s c s n , / / SSTL15 / / Chip S e l e c t
176 o u t p u t [ 4 : 0 ] ddr3 hps dm , / / SSTL15 / / Data Wr i t e Mask
177 i n o u t [ 3 9 : 0 ] dd r3 hps dq , / / SSTL15 / / Data Bus
178 i n o u t [ 4 : 0 ] dd r 3 hp s dq s n , / / SSTL15 / / Di f f Data S t r o b e − Neg
179 i n o u t [ 4 : 0 ] dd r 3 hp s dq s p , / / SSTL15 / / Di f f Data S t r o b e − Pos
180 o u t p u t d d r 3 hp s od t , / / SSTL15 / /On−Die Te rm in a t i o n Enab le
181 o u t p u t d d r 3 hp s r a s n , / / SSTL15 / /Row Address S t r o b e
182 o u t p u t d d r 3 h p s r e s e t n , / / SSTL15 / / Rese t
183 o u t p u t ddr3 hps wen , / / SSTL15 / / Wri te Enab le
184 i n p u t d d r 3 hp s r z q , / / OCT rzqin
185 / / i n p u t dd r3 rup , / / OCT rup
186 / / i n p u t dd r3 rdn , / / OCT rdn
187 ‘ e l s e
188 / / ou t p u t dd r 3 hp s c s n , / / SSTL15 / / Chip S e l e c t
189 ‘ e n d i f
190
191
192 / / −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
193 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / FPGA P in s / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /




197 / / FPGA−GPLL−CLK−−−−−−−−−−−−−−−−−−−−−−−−//X p i n s
198 i n p u t c lk 100m fpga , / / 2 . 5V / / 1 0 0 MHz (2 nd copy t o max )
199 i n p u t c lk 50m fpga , / / 2 . 5V / / 5 0MHz (2 nd copy t o max )
200 i n p u t c lk 25m fpga ,
201 i n p u t c l k t o p1 , / / 2 . 5V / / 1 5 6 . 2 5 MHz a d j u s t a b l e
202 i n p u t c l k bo t 1 , / / 1 . 5V / / 1 0 0 MHz a d j u s t a b l e
203 / / i n p u t c l k e n e t f p g a p , / /LVDS / / 1 2 5 MHz f i x e d
204
205 / / FPGA−User−IO−−−−−−−−−−−−−−−−−−−−−−−−−//11 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
206 i n p u t c p u r e s e t n , / / 2 . 5V / / NIOS CPU Rese t Pu shbu t t on
207 i n p u t [ 3 : 0 ] u s e r d i p sw f pg a , / /
208 o u t p u t [ 3 : 0 ] u s e r l e d f p g a , / /
209 i n p u t [ 1 : 0 ] u s e r p b f p g a , / /
210
211 / / FPGA−DDR3−400Mx32−−−−−−−−−−−−−−−−−−−−//71 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
212 ‘ i f d e f DDR3 FPGA
213 o u t p u t [ 1 4 : 0 ] dd r 3 f pg a a , / / SSTL15 / / Address
214 o u t p u t [ 2 : 0 ] dd r 3 f pg a ba , / / SSTL15 / / Bank Address
215 o u t p u t d d r 3 f p g a c a s n , / / SSTL15 / / Column Address S t r o b e
216 o u t p u t dd r 3 f pg a ck e , / / SSTL15 / / Clock Enab le
217 o u t p u t d d r 3 f p g a c l k n , / / SSTL15 / / Di f f Clock − Neg
218 o u t p u t d d r 3 f p g a c l k p , / / SSTL15 / / Di f f Clock − Pos
219 o u t p u t d d r 3 f p g a c s n , / / SSTL15 / / Chip S e l e c t
220 o u t p u t [ 3 : 0 ] ddr3 fpga dm , / / SSTL15 / / Data Wr i t e Mask
221 i n o u t [ 3 1 : 0 ] dd r3 fpga dq , / / SSTL15 / / Data Bus
222 i n o u t [ 3 : 0 ] d d r 3 f p g a dq s n , / / SSTL15 / / Di f f Data S t r o b e − Neg
223 i n o u t [ 3 : 0 ] d d r 3 f p g a dq s p , / / SSTL15 / / Di f f Data S t r o b e − Pos
224 o u t p u t d d r 3 f p g a od t , / / SSTL15 / /On−Die Te rm in a t i o n Enab le
225 i n p u t d d r 3 f p g a r a s n , / / SSTL15 / /Row Address S t r o b e
226 i n p u t d d r 3 f p g a r e s e t n , / / SSTL15 / / Rese t
227 i n p u t ddr3 fpga wen , / / SSTL15 / / Wri te Enab le
228 i n p u t d d r 3 f p g a r z q , / / OCT rzqin
229 ‘ e l s e
230 o u t p u t d d r 3 f p g a c s n , / / SSTL15 / / Chip S e l e c t
231 ‘ e n d i f
232
233
234 / / FPGA−E th e r n e t 1 −−−10/100−−−−−−−−−−−−−−//14 p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
235 ‘ i f d e f ENET FPGA
236 i n p u t e n e t 1 r x c l k , / / 2 . 5V / / Rece ive Data Clock
237 i n p u t [ 3 : 0 ] e n e t 1 r x d , / / 2 . 5V / / Rece ive Data
238 i n p u t e n e t 1 r x dv , / / 2 . 5V / / Rece ive Data Va l i d
239 i n p u t e n e t 1 r x e r r o r , / / 2 . 5V / / Rece ive Data E r r o r
240 o u t p u t e n e t 1 t x c l k f b , / / 2 . 5V / / Tran smi t Clock Feedback
241 o u t p u t [ 3 : 0 ] e n e t 1 t x d , / / 2 . 5V / / Tran smi t Data
242 o u t p u t e n e t 1 t x e n , / / 2 . 5V / / Tran smi t Data Enab le
243 i n p u t e n e t 1 t x e r r o r , / / 2 . 5V / / Tran smi t Data E r r o r
244 o u t p u t e n e t d u a l r e s e t n , / / 2 . 5V / / E th e rCa t PHY Rese t
245 i n p u t e n e t 2 r x c l k , / / 2 . 5V / / Rece ive Data Clock
246 i n p u t [ 3 : 0 ] e n e t 2 r x d , / / 2 . 5V / / Rece ive Data
247 i n p u t e n e t 2 r x dv , / / 2 . 5V / / Rece ive Data Va l i d
248 i n p u t e n e t 2 r x e r r o r , / / 2 . 5V / / Rece ive Data E r r o r
249 o u t p u t e n e t 2 t x c l k f b , / / 2 . 5V / / Tran smi t Clock Feedback
250 o u t p u t [ 3 : 0 ] e n e t 2 t x d , / / 2 . 5V / / Tran smi t Data
251 o u t p u t e n e t 2 t x e n , / / 2 . 5V / / Tran smi t Data Enab le
252 i n p u t e n e t 2 t x e r r o r , / / 2 . 5V / / Tran smi t Data E r r o r
253 i n p u t ene t f pga mdc ,
254 i n p u t e n e t f p g a md i o
255 ‘ e n d i f
256
257 / / SDI−XCVR−Video−−−−−−−−−−−−−−−−−−−−−−−//X p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
258 ‘ i f d e f use SDI XCVR refc lk p
259 i n p u t c l k 148 p , / /LVDS / / 1 4 8 . 5MHz Prog . SDI VCXO
260 ‘ e n d i f
261 ‘ i f d e f SDI XCVR
262 i n p u t g x b r x l 4 p , / /PCML / / SDI Rec e i v e r ( o r SMA)
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263 o u t p u t g x b t x l 4 p , / /PCML / / SDI T r a n sm i t t e r ( o r SMA)
264 ‘ e n d i f
265
266 ‘ i f d e f SDI FPGA
267 / / 148 .5M programmable VCXO in r e f c l k s e c t i o n above
268 o u t p u t s d i c l k 1 48 dn , / / 2 . 5V / /VCXO pump up
269 o u t p u t s d i c l k 1 48 up , / / 2 . 5V / /VCXO pump down
270 i n p u t s d i f a u l t , / / 2 . 5V / / SDI Cable D r i v e r F a u l t
271 o u t p u t s d i r s t i , / / 2 . 5V / / SDI Cable D r i v e r Rese t
272 o u t p u t s d i r x b y p a s s , / / 2 . 5V / / SDI Eq u a l i z e r Bypass
273 o u t p u t s d i r x e n , / / 2 . 5V / / SDI Eq u a l i z e r Enab le
274 o u t p u t s d i t x e n , / / 2 . 5V / / SDI Cable D r i v e r Enab le
275 o u t p u t s d i t x s d h d n , / / 2 . 5V / / SDI Cable D r i v e r High−Def
276 ‘ e n d i f
277
278 ‘ i f d e f I2C FPGA
279 i n o u t i 2 c s d a f p g a ,
280 i n o u t i 2 c s c l f p g a ,
281 ‘ e n d i f
282
283
284 ‘ i f d e f MAX FPGA
285 o u t p u t max fpga miso ,
286 i n p u t max fpga mosi ,
287 i n o u t max fpga sck ,
288 i n o u t max f pg a s s e l ,
289 ‘ e n d i f
290
291
292 / /HSMC−Por t −A−−−−−−−−−−−−−−−−−−−−−−−−−−//107p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
293 ‘ i f d e f use HSMA XCVR refclk p
294 i n p u t r e f c l k q l 2 p , / /LVDS / /HSMA T r a n s c e i v e r Re f c l k − r e q s OCT
295 ‘ e n d i f
296 ‘ i f d e f HSMA XCVR
297 i n p u t [ 3 : 0 ] hsma rx p , / /PCML? / /HSMA Rece ive Data − r e q s OCT
298 o u t p u t [ 3 : 0 ] hsma tx p , / /PCML? / /HSMA Tran smi t Data
299 ‘ e n d i f
300
301 ‘ i f d e f HSMA CMOS
302 / / Enab le below f o r CMOS HSMC
303 / / i n o u t [ 7 9 : 0 ] hsma d , / / 2 . 5V / /HSMA CMOS Data Bus
304 / / Enab le below f o r LVDS HSMC
305 i n p u t h sma c l k i n0 , / / 2 . 5V / / Pr imary s i n g l e −ended CLKIN
306 i n p u t h sma c l k i n p1 , / / LVCMOS s i g n a l
307 i n p u t h sma c l k i n n1 , / / LVCMOS s i g n a l
308 i n p u t h sma c l k i n p2 , / /LVDS / / Pr imary Source−Sync CLKIN
309 o u t p u t h sma c lk ou t0 , / / 2 . 5V / / Pr imary s i n g l e −ended CLKOUT
310 o u t p u t h sma c l k ou t p1 , / / LVCMOS s i g n a l
311 o u t p u t h sma c l k ou t n1 , / / LVCMOS s i g n a l
312 o u t p u t h sma c l k ou t p2 , / /LVDS / / Pr imary Source−Sync CLKOUT
313 i n o u t [ 3 : 0 ] hsma d , / / 2 . 5V / / Ded i c a t ed CMOS IO
314 i n p u t [ 1 6 : 0 ] hsma rx d p , / /LVDS / /LVDS Sounce−Sync I n p u t
315 o u t p u t [ 1 6 : 0 ] h sma tx d p , / /LVDS / /LVDS Sounce−Sync Outpu t
316 i n p u t h sma pr sn tn , / / 2 . 5V / /HSMC Pr e s en c e De t e c t I n p u t
317 o u t p u t hsma sc l , / / 2 . 5V / / SMBus Clock
318 i n o u t hsma sda , / / 2 . 5V / / SMBus Data
319 ‘ e n d i f
320
321 / / PCI−Express −−−−−−−−−−−−−−−−−−−−−−−−−−//X p i n s //−−−−−−−−−−−−−−−−−−−−−−−−−−
322 ‘ i f d e f use PCIE XCVR refc lk p
323 i n p u t p c i e r e f c l k p , / /LVDS / / PCIe Re f c l k − r e q s OCT
324 ‘ e n d i f
325 ‘ i f d e f PCIE XCVR
326 i n p u t [ 3 : 0 ] p c i e r x p , / /PCML / / PCIe Rece ive Data−req ’ sOCT
327 o u t p u t [ 3 : 0 ] p c i e t x p , / /PCML / / PCIe T r an smi t Data
328 ‘ e n d i f
329 / /−−−Found mu l t i p l e n e t s wi th t h e same name
330 ‘ i f d e f PCIE FPGA
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331 i n p u t p c i e p e r s t n i n , / / Pin W21 i n s t a n c e 0
332 o u t p u t p c i e p e r s t n o u t , / / Pin AG6 i n s t a n c e 1
333 i n p u t p c i e p r s n t 2 x 1 ,
334 i n p u t p c i e p r s n t 2 x 4 ,
335 i n o u t pc i e smbc lk ,
336 i n o u t pc i e smbda t ,
337 i n o u t pc i e waken





343 / / Rev A board E t h e r n e t r e s e t can i n t e r r u p t d e v i c e c o n f i g u r a t i o n , t o f i x
344 / / e n e t d u a l r e s e t t r i s t a t e a s i n p u t o r d r i v e as o u t p u t t o 1
345 a s s i g n e n e t d u a l r e s e t n = 1 ’ b1 ;
346 / / FPGA u s e r d i p sw i t c h e s d r i v e u s e r LEDs
347 / / a s s i g n u s e r l e d f p g a = ˜ u s e r d i p sw f p g a ;
348 / / Di s a b l e FPGA DDR3





354 / / *****From go l d e n t o p by A l t e r a Corp .*****
355 / / i n t e r n a l w i r e s and r e g i s t e r s d e c l a r a t i o n
356 w i r e [ 1 : 0 ] f p g a d e b o un c e d b u t t o n s ;
357 w i r e [ 3 : 0 ] f p g a l e d i n t e r n a l ;
358 w i r e h p s f p g a r e s e t n ;
359
360 / / c o nn e c t i o n o f i n t e r n a l l o g i c s
361 / / a s s i g n f p g a l e d i n t e r n a l = u s e r l e d f p g a ;
362
363
364 / / Debounce l o g i c t o c l e a n ou t g l i t c h e s w i t h i n 1ms
365 debounce d e b o u n c e i n s t (
366 . c l k ( c l k 50m fpga ) ,
367 . r e s e t n ( h p s f p g a r e s e t n ) ,
368 . d a t a i n ( u s e r p b f p g a [ 0 ] ) ,
369 . d a t a o u t ( f p g a d e b o un c e d b u t t o n s )
370 ) ;
371 de fparam d e b o u n c e i n s t .WIDTH = 2 ;
372 defparam d e b o u n c e i n s t . POLARITY = ”LOW” ;
373 defparam d e b o u n c e i n s t . TIMEOUT = 50000 ; / / a t 50Mhz t h i s i s a debounce
t ime of 1ms
374 defparam d e b o u n c e i n s t . TIMEOUT WIDTH = 16 ; / / c e i l ( l og2 (TIMEOUT) )
375
376 / / Due t o PLLs t h e c l o c k p i n s need t o be b u f f e r e d when connec t ed i n t e r n a l c l o ck ne twork
377 / / wire c l k 50m ne t ;
378 / / wire c l k 100m ne t ;
379
380 / / c l k c n t r l c l k c n t r l 5 0m (
381 / / . i n c l k ( c l k 50m fpga ) ,
382 / / . o u t c l k ( c l k 50m ne t )
383 / / ) ;
384 / / c l k c n t r l c l k c n t r l 1 0 0m (
385 / / . i n c l k ( c l k 100m fpga ) ,
386 / / . o u t c l k ( c l k 100m ne t )
387 / / ) ;
388
389 / / **** IMPORTANT NOTE ****
390 / / Need t o use c l k b o t 1 (100 Mhz ( a d j u s t a b l e ) t o d r i v e PLL due t o f i t t e r c o n s t r a i n t
391 / / DO NOT use c lk 100m fpga as i t i s i n t h e wrong IO b lock f o r t h e FPGA
392
393 o r i o n s y s t em u0 (
394 . memory mem a ( d d r 3 hp s a ) ,
/ / memory . mem a
395 . memory mem ba ( dd r 3 hp s b a ) ,
/ / . mem ba
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396 . memory mem ck ( d d r 3 h p s c l k p ) ,
/ / . mem ck
397 . memory mem ck n ( d d r 3 h p s c l k n ) ,
/ / . mem ck n
398 . memory mem cke ( d d r 3 hp s c k e ) ,
/ / . mem cke
399 . memory mem cs n ( d d r 3 h p s c s n ) ,
/ / . mem cs n
400 . memory mem ras n ( d d r 3 h p s r a s n ) ,
/ / . mem ras n
401 . memory mem cas n ( d d r 3 h p s c a s n ) ,
/ / . mem cas n
402 . memory mem we n ( dd r3 hps wen ) ,
/ / . mem we n
403 . memory mem reset n ( d d r 3 h p s r e s e t n ) ,
/ / . mem rese t n
404 . memory mem dq ( dd r 3 hp s dq ) ,
/ / . mem dq
405 . memory mem dqs ( d d r 3 h p s d q s p ) ,
/ / . mem dqs
406 . memory mem dqs n ( d d r 3 h p s d q s n ) ,
/ / . mem dqs n
407 . memory mem odt ( d d r 3 h p s o d t ) ,
/ / . mem odt
408 . memory mem dm ( ddr3 hps dm ) ,
/ / . mem dm
409 . memory oc t r zq i n ( d d r 3 h p s r z q ) , / /
. o c t r z q i n
410 . h p s 0 hp s i o hp s i o emac1 i n s t TX CLK ( e n e t h p s g t x c l k ) , / /
h p s 0 h p s i o . hps io emac1 ins t TX CLK
411 . h p s 0 h p s i o h p s i o ema c1 i n s t TXD0 ( e n e t h p s t x d [ 0 ] ) , / /
. hp s i o emac1 in s t TXD0
412 . h p s 0 h p s i o h p s i o ema c1 i n s t TXD1 ( e n e t h p s t x d [ 1 ] ) , / /
. hp s i o emac1 in s t TXD1
413 . h p s 0 h p s i o h p s i o ema c1 i n s t TXD2 ( e n e t h p s t x d [ 2 ] ) , / /
. hp s i o emac1 in s t TXD2
414 . h p s 0 h p s i o h p s i o ema c1 i n s t TXD3 ( e n e t h p s t x d [ 3 ] ) , / /
. hp s i o emac1 in s t TXD3
415 . h p s 0 hp s i o h p s i o emac1 i n s t RXD0 ( e n e t h p s r x d [ 0 ] ) , / /
. hp s i o emac1 in s t RXD0
416 . h p s 0 hp s i o hp s i o emac1 i n s t MDIO ( en e t h p s md i o ) , / /
. hp s io emac1 in s t MDIO
417 . h p s 0 hp s i o hp s i o emac1 i n s t MDC ( ene t hp s mdc ) , / /
. hps io emac1 ins t MDC
418 . h p s 0 hp s i o hp s i o emac1 i n s t RX CTL ( e n e t h p s r x d v ) , / /
. hp s io emac1 ins t RX CTL
419 . h p s 0 hp s i o hp s i o emac1 i n s t TX CTL ( e n e t h p s t x e n ) , / /
. hp s io emac1 in s t TX CTL
420 . h p s 0 hp s i o hp s i o emac1 i n s t RX CLK ( e n e t h p s r x c l k ) , / /
. hps io emac1 ins t RX CLK
421 . h p s 0 hp s i o h p s i o emac1 i n s t RXD1 ( e n e t h p s r x d [ 1 ] ) , / /
. hp s i o emac1 in s t RXD1
422 . h p s 0 hp s i o h p s i o emac1 i n s t RXD2 ( e n e t h p s r x d [ 2 ] ) , / /
. hp s i o emac1 in s t RXD2
423 . h p s 0 hp s i o h p s i o emac1 i n s t RXD3 ( e n e t h p s r x d [ 3 ] ) , / /
. hp s i o emac1 in s t RXD3
424 . h p s 0 h p s i o h p s i o q s p i i n s t I O 0 ( q s p i i o [ 0 ] ) , / /
. h p s i o q s p i i n s t I O 0
425 . h p s 0 h p s i o h p s i o q s p i i n s t I O 1 ( q s p i i o [ 1 ] ) , / /
. h p s i o q s p i i n s t I O 1
426 . h p s 0 h p s i o h p s i o q s p i i n s t I O 2 ( q s p i i o [ 2 ] ) , / /
. h p s i o q s p i i n s t I O 2
427 . h p s 0 h p s i o h p s i o q s p i i n s t I O 3 ( q s p i i o [ 3 ] ) , / /
. h p s i o q s p i i n s t I O 3
428 . h p s 0 h p s i o h p s i o q s p i i n s t S S 0 ( q s p i s s 0 ) , / /
. h p s i o q s p i i n s t S S 0
429 . h p s 0 h p s i o h p s i o q s p i i n s t CLK ( q s p i c l k ) , / /
. h p s i o q s p i i n s t CLK
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430 . h p s 0 h p s i o h p s i o s d i o i n s t CMD ( sd cmd ) , / /
. h p s i o s d i o i n s t CMD
431 / / . h p s 0 h p s i o h p s i o s d i o i n s t PWREN ( sd pwren ) , / /
. hp s i o sd io i n s t PWREN
432 . h p s 0 h p s i o h p s i o s d i o i n s t D 0 ( s d d a t [ 0 ] ) , / /
. h p s i o s d i o i n s t D 0
433 . h p s 0 h p s i o h p s i o s d i o i n s t D 1 ( s d d a t [ 1 ] ) , / /
. h p s i o s d i o i n s t D 1
434 . h p s 0 h p s i o h p s i o s d i o i n s t CLK ( s d c l k ) , / /
. h p s i o s d i o i n s t CLK
435 . h p s 0 h p s i o h p s i o s d i o i n s t D 2 ( s d d a t [ 2 ] ) , / /
. h p s i o s d i o i n s t D 2
436 . h p s 0 h p s i o h p s i o s d i o i n s t D 3 ( s d d a t [ 3 ] ) , / /
. h p s i o s d i o i n s t D 3
437 . h p s 0 h p s i o h p s i o u s b 1 i n s t D 0 ( u s b d a t a [ 0 ] ) , / /
. h p s i o u s b 1 i n s t D 0
438 . h p s 0 h p s i o h p s i o u s b 1 i n s t D 1 ( u s b d a t a [ 1 ] ) , / /
. h p s i o u s b 1 i n s t D 1
439 . h p s 0 h p s i o h p s i o u s b 1 i n s t D 2 ( u s b d a t a [ 2 ] ) , / /
. h p s i o u s b 1 i n s t D 2
440 . h p s 0 h p s i o h p s i o u s b 1 i n s t D 3 ( u s b d a t a [ 3 ] ) , / /
. h p s i o u s b 1 i n s t D 3
441 . h p s 0 h p s i o h p s i o u s b 1 i n s t D 4 ( u s b d a t a [ 4 ] ) , / /
. h p s i o u s b 1 i n s t D 4
442 . h p s 0 h p s i o h p s i o u s b 1 i n s t D 5 ( u s b d a t a [ 5 ] ) , / /
. h p s i o u s b 1 i n s t D 5
443 . h p s 0 h p s i o h p s i o u s b 1 i n s t D 6 ( u s b d a t a [ 6 ] ) , / /
. h p s i o u s b 1 i n s t D 6
444 . h p s 0 h p s i o h p s i o u s b 1 i n s t D 7 ( u s b d a t a [ 7 ] ) , / /
. h p s i o u s b 1 i n s t D 7
445 . h p s 0 h p s i o h p s i o u s b 1 i n s t CLK ( u s b c l k ) , / /
. h p s i o u s b 1 i n s t CLK
446 . h p s 0 h p s i o h p s i o u s b 1 i n s t S T P ( u s b s t p ) , / /
. h p s i o u s b 1 i n s t STP
447 . h p s 0 h p s i o h p s i o u s b 1 i n s t D I R ( u s b d i r ) , / /
. h p s i o u s b 1 i n s t D IR
448 . h p s 0 h p s i o h p s i o u s b 1 i n s t NXT ( u s b nx t ) , / /
. h p s i o u s b1 i n s t NXT
449 . h p s 0 h p s i o h p s i o s p im0 i n s t CLK ( s p i s c k ) , / /
. h p s i o s p im0 i n s t CLK
450 . h p s 0 h p s i o h p s i o s p im0 i n s t MOS I ( s p i mo s i ) , / /
. h p s i o s p im0 i n s t MOSI
451 . h p s 0 h p s i o h p s i o s p im0 i n s t M ISO ( s p i m i s o ) , / /
. h p s i o s p im0 i n s t MISO
452 . h p s 0 h p s i o h p s i o s p im 0 i n s t S S 0 ( s p i c s n ) , / /
. h p s i o s p im0 i n s t S S 0
453 . h p s 0 h p s i o h p s i o u a r t 0 i n s t RX ( u a r t r x ) , / /
. h p s i o u a r t 0 i n s t RX
454 . h p s 0 h p s i o h p s i o u a r t 0 i n s t TX ( u a r t t x ) , / /
. h p s i o u a r t 0 i n s t TX
455 . h p s 0 h p s i o h p s i o i 2 c 0 i n s t SDA ( i 2 c s d a h p s ) , / /
. h p s i o i 2 c 0 i n s t SDA
456 . h p s 0 h p s i o h p s i o i 2 c 0 i n s t SCL ( i 2 c s c l h p s ) , / /
. h p s i o i 2 c 0 i n s t SCL
457 . h p s 0 h p s i o h p s i o c a n 0 i n s t RX ( c a n 0 r x ) , / /
. h p s i o c a n 0 i n s t RX
458 . h p s 0 h p s i o h p s i o c a n 0 i n s t TX ( c a n 0 t x ) , / /
. h p s i o c a n 0 i n s t TX
459 . h p s 0 h p s i o h p s i o t r a c e i n s t C LK ( t r a c e c l k m i c ) , / /
. h p s i o t r a c e i n s t CLK
460 . h p s 0 h p s i o h p s i o t r a c e i n s t D 0 ( t r a c e d a t a [ 0 ] ) , / /
. h p s i o t r a c e i n s t D 0
461 . h p s 0 h p s i o h p s i o t r a c e i n s t D 1 ( t r a c e d a t a [ 1 ] ) , / /
. h p s i o t r a c e i n s t D 1
462 . h p s 0 h p s i o h p s i o t r a c e i n s t D 2 ( t r a c e d a t a [ 2 ] ) , / /
. h p s i o t r a c e i n s t D 2
463 . h p s 0 h p s i o h p s i o t r a c e i n s t D 3 ( t r a c e d a t a [ 3 ] ) , / /
. h p s i o t r a c e i n s t D 3
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464 . h p s 0 h p s i o h p s i o t r a c e i n s t D 4 ( t r a c e d a t a [ 4 ] ) , / /
. h p s i o t r a c e i n s t D 4
465 . h p s 0 h p s i o h p s i o t r a c e i n s t D 5 ( t r a c e d a t a [ 5 ] ) , / /
. h p s i o t r a c e i n s t D 5
466 . h p s 0 h p s i o h p s i o t r a c e i n s t D 6 ( t r a c e d a t a [ 6 ] ) , / /
. h p s i o t r a c e i n s t D 6
467 . h p s 0 h p s i o h p s i o t r a c e i n s t D 7 ( t r a c e d a t a [ 7 ] ) , / /
. h p s i o t r a c e i n s t D 7
468 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO0 4 ( u s e r d i p sw hp s [ 0 ] ) , / /
. h p s i o g p i o i n s t GP IO04
469 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO0 5 ( u s e r d i p sw hp s [ 1 ] ) , / /
. h p s i o g p i o i n s t GP IO05
470 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO0 6 ( u s e r d i p sw hp s [ 2 ] ) , / /
. h p s i o g p i o i n s t GP IO06
471 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO0 7 ( u s e r d i p sw hp s [ 3 ] ) , / /
. h p s i o g p i o i n s t GP IO07
472 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO0 8 ( u s e r p b h p s [ 0 ] ) , / /
. h p s i o g p i o i n s t GP IO08
473 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO0 9 ( u s e r p b h p s [ 1 ] ) , / /
. h p s i o g p i o i n s t GP IO09
474 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO4 1 ( u s e r l e d h p s [ 3 ] ) , / /
. h p s i o g p i o i n s t GP IO41
475 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO4 2 ( u s e r l e d h p s [ 2 ] ) , / /
. h p s i o g p i o i n s t GP IO42
476 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO4 3 ( u s e r l e d h p s [ 1 ] ) , / /
. h p s i o g p i o i n s t GP IO43
477 / / . h p s 0 h p s i o h p s i o g p i o i n s t GP IO4 4 ( u s e r l e d h p s [ 0 ] ) , / /
. h p s i o g p i o i n s t GP IO44
478 . c l k 5 0 c l k ( c l k 50m fpga ) ,
/ / c l k 50 . c l k
479 . l e d p i o e x t e r n a l c o n n e c t i o n i n p o r t ( u s e r l e d f p g a ) , / /
l e d p i o e x t e r n a l c o n n e c t i o n . i n p o r t
480 . l e d p i o e x t e r n a l c o n n e c t i o n o u t p o r t ( u s e r l e d f p g a ) , / /
. o u t p o r t
481 . d i p s w p i o e x t e r n a l c o n n e c t i o n e x p o r t ( u s e r d i p sw f p g a ) , / /
d i p sw p i o e x t e r n a l c o n n e c t i o n . e x p o r t
482 . b u t t o n p i o e x t e r n a l c o n n e c t i o n e x p o r t ( f p g a d e b o un c e d b u t t o n s ) , / /
b u t t o n p i o e x t e r n a l c o n n e c t i o n . e x p o r t
483 . h p s 0 h 2 f r e s e t r e s e t n ( h p s f p g a r e s e t n ) , / /
h p s 0 h 2 f r e s e t . r e s e t n
484 . fpga memory mem a ( d d r 3 f p g a a ) , / /
fpga memory . mem a
485 . fpga memory mem ba ( d d r 3 f p g a b a ) , / /
. mem ba
486 . fpga memory mem ck ( d d r 3 f p g a c l k p ) ,
/ / . mem ck
487 . fpga memory mem ck n ( d d r 3 f p g a c l k n ) , / /
. mem ck n
488 . fpga memory mem cke ( d d r 3 f p g a c k e ) , / /
. mem cke
489 . fpga memory mem cs n ( d d r 3 f p g a c s n ) , / /
. mem cs n
490 . fpga memory mem dm ( ddr3 fpga dm ) , / /
. mem dm
491 . fpga memory mem ras n ( d d r 3 f p g a r a s n ) , / /
. mem ras n
492 . fpga memory mem cas n ( d d r 3 f p g a c a s n ) , / /
. mem cas n
493 . fpga memory mem we n ( dd r3 fpga wen ) , / /
. mem we n
494 . fpga memory mem rese t n ( d d r 3 f p g a r e s e t n ) , / /
. mem rese t n
495 . fpga memory mem dq ( dd r 3 f p g a dq ) , / /
. mem dq
496 . fpga memory mem dqs ( d d r 3 f p g a d q s p ) , / /
. mem dqs
497 . fpga memory mem dqs n ( d d r 3 f p g a d q s n ) , / /
. mem dqs n
128
498 . fpga memory mem odt ( d d r 3 f p g a o d t ) , / /
. mem odt
499 . f p g a memo ry o c t r z q i n ( d d r 3 f p g a r z q ) , / /
fpga memory oc t . r z q i n
500 . r e f c l k 1 0 0 c l k ( c l k b o t 1 ) , / /
r e f c l k 1 0 0 . c l k
501 . r e s e t 5 0 r e s e t n ( h p s f p g a r e s e t n ) ,
/ / r e s e t 5 0 . r e s e t n
502 . m em i f d d r 3 f p g a s t a t u s l o c a l i n i t d o n e ( ) , / /
mem i f d d r 3 f p g a s t a t u s . l o c a l i n i t d o n e
503 . m em i f d d r 3 f p g a s t a t u s l o c a l c a l s u c c e s s ( ) , / /
. l o c a l c a l s u c c e s s
504 . m em i f d d r 3 f p g a s t a t u s l o c a l c a l f a i l ( ) , / /
. l o c a l c a l f a i l
505 . m em i f d d r 3 f p g a p l l s h a r i n g p l l m em c l k ( ) , / /
mem i f d d r 3 f p g a p l l s h a r i n g . p l l mem c lk
506 . m em i f d d r 3 f p g a p l l s h a r i n g p l l w r i t e c l k ( ) , / /
. p l l w r i t e c l k
507 . m em i f d d r 3 f p g a p l l s h a r i n g p l l w r i t e c l k p r e p h y c l k ( ) , / /
. p l l w r i t e c l k p r e p h y c l k
508 . m em i f d d r 3 f p g a p l l s h a r i n g p l l a d d r cm d c l k ( ) , / /
. p l l a d d r cmd c l k
509 . m em i f d d r 3 f p g a p l l s h a r i n g p l l l o c k e d ( ) , / /
. p l l l o c k e d
510 . m em i f d d r 3 f p g a p l l s h a r i n g p l l a v l c l k ( ) , / /
. p l l a v l c l k
511 . m em i f d d r 3 f p g a p l l s h a r i n g p l l c o n f i g c l k ( ) , / /
. p l l c o n f i g c l k
512 . m em i f d d r 3 f p g a p l l s h a r i n g p l l m em ph y c l k ( ) , / /
. p l l mem phy c l k
513 . m em i f d d r 3 f p g a p l l s h a r i n g a f i p h y c l k ( ) , / /
. a f i p h y c l k
514 . m em i f d d r 3 f p g a p l l s h a r i n g p l l a v l p h y c l k ( ) / /






Listing 16.3: Top Level Verilog (orion top.v)
16.3.5 Timing Constraint File (timing.base.sdc)
1 #Timing c o n s t r a i n t commands from DDR3 Demo from Board Te s t System by A l t e r a Co r p o r a t i o n
2 #Some Mod i f i c a t i o n s by Ch r i s t o p h e r Yarp
3
4 d e r i v e p l l c l o c k s
5 d e r i v e c l o c k u n c e r t a i n t y
6
7 # s e t f a l s e p a t h −from * − to { s l d s i g n a l t a p : a u t o s i g n a l t a p 0 | * }
8 # s e t f a l s e p a t h −from { s l d s i g n a l t a p : a u t o s i g n a l t a p 0 | * } − to *
9
10 # s e t s y s c l o ck hmc { u0 | p l l 0 | a l t e r a p l l i | g e n e r a l [ 0 ] . g p l l ˜PLL OUTPUT COUNTER | d i v c l k }
11
12 # s e t f a l s e p a t h −from [ g e t p o r t s h p s f p g a r e s e t n ] − to *
13
14 # Timing f i l e cop i ed from Holden Hardware Re f e r enc e Des ign (GHRD)
15 # mod i f i ed f o r p o r t s i n use
16
17 # 50MHz board i n p u t c l o ck
18 c r e a t e c l o c k −pe r i od 20 [ g e t p o r t s c l k 50m fpga ]
19 c r e a t e c l o c k −pe r i od 10 [ g e t p o r t s c l k 100m fpga ]
20
21 # f o r enhanc ing USB B l a s t e r I I t o be r e l i a b l e , 25MHz
22 c r e a t e c l o c k −name { a l t e r a r e s e r v e d t c k } −pe r i od 40 { a l t e r a r e s e r v e d t c k }
129
23 s e t i n p u t d e l a y −c lock a l t e r a r e s e r v e d t c k − c l o c k f a l l 3 [ g e t p o r t s a l t e r a r e s e r v e d t d i ]
24 s e t i n p u t d e l a y −c lock a l t e r a r e s e r v e d t c k − c l o c k f a l l 3 [ g e t p o r t s a l t e r a r e s e r v e d t m s ]
25 s e t o u t p u t d e l a y −c lock a l t e r a r e s e r v e d t c k − c l o c k f a l l 3 [ g e t p o r t s a l t e r a r e s e r v e d t d o ]
26
27 # FPGA IO po r t c o n s t r a i n t s
28 s e t f a l s e p a t h −from [ g e t p o r t s { f p g a b u t t o n p i o [ 0 ] } ] − to *
29 s e t f a l s e p a t h −from [ g e t p o r t s { f p g a b u t t o n p i o [ 1 ] } ] − to *
30 s e t f a l s e p a t h −from [ g e t p o r t s { f p g a d i p sw p i o [ 0 ] } ] − to *
31 s e t f a l s e p a t h −from [ g e t p o r t s { f p g a d i p sw p i o [ 1 ] } ] − to *
32 s e t f a l s e p a t h −from [ g e t p o r t s { f p g a d i p sw p i o [ 2 ] } ] − to *
33 s e t f a l s e p a t h −from [ g e t p o r t s { f p g a d i p sw p i o [ 3 ] } ] − to *
34 s e t f a l s e p a t h −from * − to [ g e t p o r t s { f p g a l e d p i o [ 0 ] } ]
35 s e t f a l s e p a t h −from * − to [ g e t p o r t s { f p g a l e d p i o [ 1 ] } ]
36 s e t f a l s e p a t h −from * − to [ g e t p o r t s { f p g a l e d p i o [ 2 ] } ]
37 s e t f a l s e p a t h −from * − to [ g e t p o r t s { f p g a l e d p i o [ 3 ] } ]
38
39 # HPS p e r i p h e r a l s p o r t f a l s e p a t h s e t t i n g t o workaround t h e u n c o n s t r a i n e d pa t h ( s e t t i n g
f a l s e p a t h f o r hps 0 p o r t s w i l l no t a f f e c t t h e r o u t i n g as i t i s ha rd s i l i c o n )
40 # **** o u t p u t s ****
41 s e t f a l s e p a t h −from * − to [ g e t p o r t s { u a r t t x } ]
42
43 s e t f a l s e p a t h −from * − to [ g e t p o r t s { s p i c s n } ]
44 s e t f a l s e p a t h −from * − to [ g e t p o r t s { s p i mo s i } ]
45 s e t f a l s e p a t h −from * − to [ g e t p o r t s { s p i s c k } ]
46
47 s e t f a l s e p a t h −from * − to [ g e t p o r t s { q s p i c l k } ]
48 s e t f a l s e p a t h −from * − to [ g e t p o r t s { q s p i s s 0 } ]
49
50 s e t f a l s e p a t h −from * − to [ g e t p o r t s { s d c l k } ]
51 s e t f a l s e p a t h −from * − to [ g e t p o r t s { sd pwren } ]
52
53 s e t f a l s e p a t h −from * − to [ g e t p o r t s { e n e t h p s g t x c l k } ]
54 s e t f a l s e p a t h −from * − to [ g e t p o r t s { ene t hp s mdc } ]
55 s e t f a l s e p a t h −from * − to [ g e t p o r t s { e n e t h p s t x e n } ]
56 s e t f a l s e p a t h −from * − to [ g e t p o r t s { e n e t h p s t x d [ 0 ] } ]
57 s e t f a l s e p a t h −from * − to [ g e t p o r t s { e n e t h p s t x d [ 1 ] } ]
58 s e t f a l s e p a t h −from * − to [ g e t p o r t s { e n e t h p s t x d [ 2 ] } ]
59 s e t f a l s e p a t h −from * − to [ g e t p o r t s { e n e t h p s t x d [ 3 ] } ]
60
61 s e t f a l s e p a t h −from * − to [ g e t p o r t s { c a n 0 t x } ]
62
63 s e t f a l s e p a t h −from * − to [ g e t p o r t s { t r a c e c l k m i c } ]
64 s e t f a l s e p a t h −from * − to [ g e t p o r t s { t r a c e d a t a [ 0 ] } ]
65 s e t f a l s e p a t h −from * − to [ g e t p o r t s { t r a c e d a t a [ 1 ] } ]
66 s e t f a l s e p a t h −from * − to [ g e t p o r t s { t r a c e d a t a [ 2 ] } ]
67 s e t f a l s e p a t h −from * − to [ g e t p o r t s { t r a c e d a t a [ 3 ] } ]
68 s e t f a l s e p a t h −from * − to [ g e t p o r t s { t r a c e d a t a [ 4 ] } ]
69 s e t f a l s e p a t h −from * − to [ g e t p o r t s { t r a c e d a t a [ 5 ] } ]
70 s e t f a l s e p a t h −from * − to [ g e t p o r t s { t r a c e d a t a [ 6 ] } ]
71 s e t f a l s e p a t h −from * − to [ g e t p o r t s { t r a c e d a t a [ 7 ] } ]
72
73 # **** i n p u t s ****
74 s e t f a l s e p a t h −from [ g e t p o r t s { u a r t r x } ] − to *
75 s e t f a l s e p a t h −from [ g e t p o r t s { s p i m i s o } ] − to *
76
77 s e t f a l s e p a t h −from [ g e t p o r t s { e n e t h p s r x c l k } ] − to *
78 s e t f a l s e p a t h −from [ g e t p o r t s { e n e t h p s r x d v } ] − to *
79 s e t f a l s e p a t h −from [ g e t p o r t s { e n e t h p s r x d [ 0 ] } ] − to *
80 s e t f a l s e p a t h −from [ g e t p o r t s { e n e t h p s r x d [ 1 ] } ] − to *
81 s e t f a l s e p a t h −from [ g e t p o r t s { e n e t h p s r x d [ 2 ] } ] − to *
82 s e t f a l s e p a t h −from [ g e t p o r t s { e n e t h p s r x d [ 3 ] } ] − to *
83
84 s e t f a l s e p a t h −from [ g e t p o r t s { c a n 0 r x } ] − to *
85
86 # **** i n o u t s ****
87 s e t f a l s e p a t h −from * − to [ g e t p o r t s { i 2 c s c l h p s } ]
88 s e t f a l s e p a t h −from [ g e t p o r t s { i 2 c s c l h p s } ] − to *
89 s e t f a l s e p a t h −from * − to [ g e t p o r t s { i 2 c s d a h p s } ]
130
90 s e t f a l s e p a t h −from [ g e t p o r t s { i 2 c s d a h p s } ] − to *
91
92 s e t f a l s e p a t h −from * − to [ g e t p o r t s { q s p i i o [ 0 ] } ]
93 s e t f a l s e p a t h −from [ g e t p o r t s { q s p i i o [ 0 ] } ] − to *
94 s e t f a l s e p a t h −from * − to [ g e t p o r t s { q s p i i o [ 1 ] } ]
95 s e t f a l s e p a t h −from [ g e t p o r t s { q s p i i o [ 1 ] } ] − to *
96 s e t f a l s e p a t h −from * − to [ g e t p o r t s { q s p i i o [ 2 ] } ]
97 s e t f a l s e p a t h −from [ g e t p o r t s { q s p i i o [ 2 ] } ] − to *
98 s e t f a l s e p a t h −from * − to [ g e t p o r t s { q s p i i o [ 3 ] } ]
99 s e t f a l s e p a t h −from [ g e t p o r t s { q s p i i o [ 3 ] } ] − to *
100
101 s e t f a l s e p a t h −from * − to [ g e t p o r t s { sd cmd } ]
102 s e t f a l s e p a t h −from [ g e t p o r t s { sd cmd } ] − to *
103 s e t f a l s e p a t h −from * − to [ g e t p o r t s { s d d a t [ 0 ] } ]
104 s e t f a l s e p a t h −from [ g e t p o r t s { s d d a t [ 0 ] } ] − to *
105 s e t f a l s e p a t h −from * − to [ g e t p o r t s { s d d a t [ 1 ] } ]
106 s e t f a l s e p a t h −from [ g e t p o r t s { s d d a t [ 1 ] } ] − to *
107 s e t f a l s e p a t h −from * − to [ g e t p o r t s { s d d a t [ 2 ] } ]
108 s e t f a l s e p a t h −from [ g e t p o r t s { s d d a t [ 2 ] } ] − to *
109 s e t f a l s e p a t h −from * − to [ g e t p o r t s { s d d a t [ 3 ] } ]
110 s e t f a l s e p a t h −from [ g e t p o r t s { s d d a t [ 3 ] } ] − to *
111
112 s e t f a l s e p a t h −from * − to [ g e t p o r t s { en e t h p s md i o } ]




117 ## Copy r i gh t (C) 1991−2013 A l t e r a Co r p o r a t i o n
118 ## Your use o f A l t e r a Co rpo r a t i o n ’ s d e s i gn t o o l s , l o g i c f u n c t i o n s
119 ## and o t h e r s o f tw a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c
120 ## f u n c t i o n s , and any ou t p u t f i l e s from any of t h e f o r e g o i n g
121 ## ( i n c l u d i n g d ev i c e programming or s im u l a t i o n f i l e s ) , and any
122 ## a s s o c i a t e d documen t a t i on o r i n f o rm a t i o n a r e e x p r e s s l y s u b j e c t
123 ## t o t h e t e rms and c o n d i t i o n s o f t h e A l t e r a Program L i c en s e
124 ## S u b s c r i p t i o n Agreemen t , A l t e r a MegaCore Func t i o n L i c en s e
125 ## Agreemen t , o r o t h e r a p p l i c a b l e l i c e n s e a g r e emen t , i n c l u d i n g ,
126 ## w i t h ou t l i m i t a t i o n , t h a t your use i s f o r t h e s o l e pu rpose o f
127 ## programming l o g i c d e v i c e s manu f ac t u r ed by A l t e r a and s o l d by
128 ## A l t e r a o r i t s a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e
129 ## a p p l i c a b l e ag reemen t f o r f u r t h e r d e t a i l s .
130
131 # s e t f a l s e p a t h −from [ g e t k e e p e r s { *u s e r d i p sw* } ]
132 # s e t f a l s e p a t h −from [ g e t k e e p e r s { *u s e r pb* } ]






















155 # Se t I n p u t T r a n s i t i o n
156 # **************************************************************
131
Listing 16.4: Timing Constraint File (timing.base.sdc)
16.3.6 Quartus II Project File (orion system.qpf)
1 # −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− #
2 #
3 # Copy r i gh t (C) 1991−2012 A l t e r a Co r p o r a t i o n
4 # Your use o f A l t e r a Co rpo r a t i o n ’ s d e s i gn t o o l s , l o g i c f u n c t i o n s
5 # and o t h e r s o f tw a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c
6 # f u n c t i o n s , and any ou t p u t f i l e s from any of t h e f o r e g o i n g
7 # ( i n c l u d i n g d ev i c e programming or s im u l a t i o n f i l e s ) , and any
8 # a s s o c i a t e d documen t a t i on o r i n f o rm a t i o n a r e e x p r e s s l y s u b j e c t
9 # t o t h e t e rms and c o n d i t i o n s o f t h e A l t e r a Program L i c en s e
10 # S u b s c r i p t i o n Agreemen t , A l t e r a MegaCore Func t i o n L i c en s e
11 # Agreemen t , o r o t h e r a p p l i c a b l e l i c e n s e a g r e emen t , i n c l u d i n g ,
12 # w i t h ou t l i m i t a t i o n , t h a t your use i s f o r t h e s o l e pu rpose o f
13 # programming l o g i c d e v i c e s manu f ac t u r ed by A l t e r a and s o l d by
14 # A l t e r a o r i t s a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e
15 # a p p l i c a b l e ag reemen t f o r f u r t h e r d e t a i l s .
16 #
17 # −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− #
18 #
19 # Qua r t u s I I 64−Bit
20 # Ve r s i on 13 . 0 I n t e r n a l Bu i l d 69 11 /14 /2012 SJ F u l l Ve r s i on
21 # Date c r e a t e d = 18 : 4 5 : 4 5 November 15 , 2012
22 #
23 # −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− #
24
25 QUARTUS VERSION = ” 13 . 0 ”
26 DATE = ” 18 : 4 5 : 4 5 November 15 , 2012 ”
27
28 # Rev i s i o n s
29
30 PROJECT REVISION = ” o r i o n s y s t em ”
Listing 16.5: Quartus II Project File (orion system.qpf)
16.3.7 Quartus II Settings File (orion system.qsf)
1 # −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− #
2 #
3 # Copy r i gh t (C) 1991−2012 A l t e r a Co r p o r a t i o n
4 # Your use o f A l t e r a Co rpo r a t i o n ’ s d e s i gn t o o l s , l o g i c f u n c t i o n s
5 # and o t h e r s o f tw a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c
6 # f u n c t i o n s , and any ou t p u t f i l e s from any of t h e f o r e g o i n g
7 # ( i n c l u d i n g d ev i c e programming or s im u l a t i o n f i l e s ) , and any
8 # a s s o c i a t e d documen t a t i on o r i n f o rm a t i o n a r e e x p r e s s l y s u b j e c t
9 # t o t h e t e rms and c o n d i t i o n s o f t h e A l t e r a Program L i c en s e
10 # S u b s c r i p t i o n Agreemen t , A l t e r a MegaCore Func t i o n L i c en s e
11 # Agreemen t , o r o t h e r a p p l i c a b l e l i c e n s e a g r e emen t , i n c l u d i n g ,
12 # w i t h ou t l i m i t a t i o n , t h a t your use i s f o r t h e s o l e pu rpose o f
13 # programming l o g i c d e v i c e s manu f ac t u r ed by A l t e r a and s o l d by
14 # A l t e r a o r i t s a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e
15 # a p p l i c a b l e ag reemen t f o r f u r t h e r d e t a i l s .
16 #
17 # −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− #
18 #
19 # Qua r t u s I I 64−Bit
20 # Ve r s i on 13 . 0 I n t e r n a l Bu i l d 69 11 /14 /2012 SJ F u l l Ve r s i on
21 # Date c r e a t e d = 18 : 4 5 : 4 5 November 15 , 2012
22 #
23 # −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− #
132
24 #
25 # No t e s :
26 #
27 # 1 ) The d e f a u l t v a l u e s f o r a s s i g nmen t s a r e s t o r e d i n t h e f i l e :
28 # b t s x c v r a s s i g nm e n t d e f a u l t s . q d f
29 # I f t h i s f i l e doesn ’ t e x i s t , s e e f i l e :
30 # a s s i g nm e n t d e f a u l t s . q d f
31 #
32 # 2 ) A l t e r a recommends t h a t you do no t modify t h i s f i l e . Th i s
33 # f i l e i s upda t ed a u t om a t i c a l l y by t h e Qua r t u s I I s o f tw a r e
34 # and any changes you make may be l o s t o r o v e r w r i t t e n .
35 #
36 # −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− #
37
38
39 s e t g l o b a l a s s i g nm e n t −name FAMILY ” Cyclone V”
40 s e t g l o b a l a s s i g nm e n t −name DEVICE 5CSXFC6D6F31C8ES
41 s e t g l o b a l a s s i g nm e n t −name ORIGINAL QUARTUS VERSION 12 . 1
42 s e t g l o b a l a s s i g nm e n t −name PROJECT CREATION TIME DATE ”22 : 5 5 : 4 6 OCTOBER 03 , 2012 ”
43 s e t g l o b a l a s s i g nm e n t −name LAST QUARTUS VERSION 13 . 0
44 s e t g l o b a l a s s i g nm e n t −name PROJECT OUTPUT DIRECTORY o u t p u t f i l e s s o f r p t
45 s e t g l o b a l a s s i g nm e n t −name ERROR CHECK FREQUENCY DIVISOR 256
46 s e t g l o b a l a s s i g nm e n t −name EDA SIMULATION TOOL ”ModelSim−Altera ( Ve r i l o g ) ”
47 s e t g l o b a l a s s i g nm e n t −name EDA TIME SCALE ”1 ps ” − s e c t i o n i d e d a s im u l a t i o n
48 s e t g l o b a l a s s i g nm e n t −name EDA OUTPUT DATA FORMAT ”VERILOG HDL” − s e c t i o n i d
e d a s im u l a t i o n
49 s e t g l o b a l a s s i g nm e n t −name TOP LEVEL ENTITY o r i o n t o p
50 s e t g l o b a l a s s i g nm e n t −name POWER PRESET COOLING SOLUTION ”23 MM HEAT SINK WITH 200 LFPM
AIRFLOW”
51 s e t g l o b a l a s s i g nm e n t −name POWER BOARD THERMAL MODEL ”NONE (CONSERVATIVE) ”
52 s e t g l o b a l a s s i g nm e n t −name UNIPHY SEQUENCER DQS CONFIG ENABLE ON
53 s e t g l o b a l a s s i g nm e n t −name OPTIMIZE MULTI CORNER TIMING ON
54 s e t g l o b a l a s s i g nm e n t −name ECO REGENERATE REPORT ON
55 s e t g l o b a l a s s i g nm e n t −name STRATIX DEVICE IO STANDARD ”2 . 5 V”
56 s e t g l o b a l a s s i g nm e n t −name STRATIXV CONFIGURATION SCHEME ”PASSIVE PARALLEL X16”
57 s e t g l o b a l a s s i g nm e n t −name USE CONFIGURATION DEVICE OFF
58 s e t g l o b a l a s s i g nm e n t −name GENERATE RBF FILE ON
59 s e t g l o b a l a s s i g nm e n t −name GENERATE HEX FILE ON
60 s e t g l o b a l a s s i g nm e n t −name CRC ERROR OPEN DRAIN ON
61 s e t g l o b a l a s s i g nm e n t −name ON CHIP BITSTREAM DECOMPRESSION OFF
62 s e t g l o b a l a s s i g nm e n t −name RESERVE DATA15 THROUGH DATA8 AFTER CONFIGURATION ”AS INPUT
TRI−STATED”
63 s e t g l o b a l a s s i g nm e n t −name RESERVE DATA7 THROUGH DATA5 AFTER CONFIGURATION ”AS INPUT
TRI−STATED”
64 s e t g l o b a l a s s i g nm e n t −name OUTPUT IO TIMING NEAR END VMEAS ”HALF VCCIO” − r i s e
65 s e t g l o b a l a s s i g nm e n t −name OUTPUT IO TIMING NEAR END VMEAS ”HALF VCCIO” − f a l l
66 s e t g l o b a l a s s i g nm e n t −name OUTPUT IO TIMING FAR END VMEAS ”HALF SIGNAL SWING” − r i s e
67 s e t g l o b a l a s s i g nm e n t −name OUTPUT IO TIMING FAR END VMEAS ”HALF SIGNAL SWING” − f a l l
68 s e t l o c a t i o n a s s i g nm e n t PIN D25 − to c l k o s c 1
69 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to c l k o s c 1
70 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s r z q − t ag
hp s s d r am p0
71 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 0 ] − t ag
hp s s d r am p0
72 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 ] − t ag
hp s s d r am p0
73 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 ] − t ag
hp s s d r am p0
74 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 ] − t ag
hp s s d r am p0
75 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 4 ] − t ag
hp s s d r am p0
76 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 5 ] − t ag
hp s s d r am p0
77 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 6 ] − t ag
hp s s d r am p0
78 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 7 ] − t ag
hp s s d r am p0
133
79 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 8 ] − t ag
hp s s d r am p0
80 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 9 ] − t ag
hp s s d r am p0
81 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 0 ] − t ag
hp s s d r am p0
82 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 1 ] − t ag
hp s s d r am p0
83 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 2 ] − t ag
hp s s d r am p0
84 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 3 ] − t ag
hp s s d r am p0
85 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 4 ] − t ag
hp s s d r am p0
86 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 5 ] − t ag
hp s s d r am p0
87 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 6 ] − t ag
hp s s d r am p0
88 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 7 ] − t ag
hp s s d r am p0
89 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 8 ] − t ag
hp s s d r am p0
90 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 1 9 ] − t ag
hp s s d r am p0
91 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 0 ] − t ag
hp s s d r am p0
92 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 1 ] − t ag
hp s s d r am p0
93 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 2 ] − t ag
hp s s d r am p0
94 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 3 ] − t ag
hp s s d r am p0
95 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 4 ] − t ag
hp s s d r am p0
96 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 5 ] − t ag
hp s s d r am p0
97 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 6 ] − t ag
hp s s d r am p0
98 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 7 ] − t ag
hp s s d r am p0
99 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 8 ] − t ag
hp s s d r am p0
100 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 2 9 ] − t ag
hp s s d r am p0
101 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 0 ] − t ag
hp s s d r am p0
102 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 1 ] − t ag
hp s s d r am p0
103 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 2 ] − t ag
hp s s d r am p0
104 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 3 ] − t ag
hp s s d r am p0
105 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 4 ] − t ag
hp s s d r am p0
106 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 5 ] − t ag
hp s s d r am p0
107 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 6 ] − t ag
hp s s d r am p0
108 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 7 ] − t ag
hp s s d r am p0
109 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 8 ] − t ag
hp s s d r am p0
110 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r 3 hp s dq [ 3 9 ] − t ag
hp s s d r am p0
111 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s p [ 0 ] − t ag hp s s d r am p0
112 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s p [ 1 ] − t ag hp s s d r am p0
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113 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s p [ 2 ] − t ag hp s s d r am p0
114 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s p [ 3 ] − t ag hp s s d r am p0
115 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s p [ 4 ] − t ag hp s s d r am p0
116 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s n [ 0 ] − t ag hp s s d r am p0
117 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s n [ 1 ] − t ag hp s s d r am p0
118 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s n [ 2 ] − t ag hp s s d r am p0
119 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s n [ 3 ] − t ag hp s s d r am p0
120 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s d q s n [ 4 ] − t ag hp s s d r am p0
121 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s c l k p − t ag hp s s d r am p0
122 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 h p s c l k n − t ag hp s s d r am p0
123 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 0 ] − t ag
hp s s d r am p0
124 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 1 0 ] − t ag
hp s s d r am p0
125 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 1 1 ] − t ag
hp s s d r am p0
126 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 1 2 ] − t ag
hp s s d r am p0
127 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 1 3 ] − t ag
hp s s d r am p0
128 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 1 4 ] − t ag
hp s s d r am p0
129 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 1 ] − t ag
hp s s d r am p0
130 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 2 ] − t ag
hp s s d r am p0
131 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 3 ] − t ag
hp s s d r am p0
132 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 4 ] − t ag
hp s s d r am p0
133 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 5 ] − t ag
hp s s d r am p0
134 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 6 ] − t ag
hp s s d r am p0
135 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 7 ] − t ag
hp s s d r am p0
136 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 8 ] − t ag
hp s s d r am p0
137 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s a [ 9 ] − t ag
hp s s d r am p0
138 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 hp s b a [ 0 ] − t ag
hp s s d r am p0
139 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 hp s b a [ 1 ] − t ag
hp s s d r am p0
140 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 hp s b a [ 2 ] − t ag
hp s s d r am p0
141 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s c a s n − t ag
hp s s d r am p0
142 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 hp s c k e − t ag
hp s s d r am p0
143 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s c s n − t ag
hp s s d r am p0
144 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s o d t − t ag
hp s s d r am p0
145 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s r a s n − t ag
hp s s d r am p0
146 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r3 hps wen − t ag
hp s s d r am p0
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147 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 h p s r e s e t n − t ag
hp s s d r am p0
148 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to ddr3 hps dm [ 0 ] − t ag
hp s s d r am p0
149 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to ddr3 hps dm [ 1 ] − t ag
hp s s d r am p0
150 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to ddr3 hps dm [ 2 ] − t ag
hp s s d r am p0
151 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to ddr3 hps dm [ 3 ] − t ag
hp s s d r am p0
152 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to ddr3 hps dm [ 4 ] − t ag
hp s s d r am p0
153 s e t l o c a t i o n a s s i g nm e n t PIN F26 − to d d r 3 h p s a [ 0 ]
154 s e t l o c a t i o n a s s i g nm e n t PIN G30 − to d d r 3 h p s a [ 1 ]
155 s e t l o c a t i o n a s s i g nm e n t PIN F28 − to d d r 3 h p s a [ 2 ]
156 s e t l o c a t i o n a s s i g nm e n t PIN F30 − to d d r 3 h p s a [ 3 ]
157 s e t l o c a t i o n a s s i g nm e n t PIN J25 − to d d r 3 h p s a [ 4 ]
158 s e t l o c a t i o n a s s i g nm e n t PIN J27 − to d d r 3 h p s a [ 5 ]
159 s e t l o c a t i o n a s s i g nm e n t PIN F29 − to d d r 3 h p s a [ 6 ]
160 s e t l o c a t i o n a s s i g nm e n t PIN E28 − to d d r 3 h p s a [ 7 ]
161 s e t l o c a t i o n a s s i g nm e n t PIN H27 − to d d r 3 h p s a [ 8 ]
162 s e t l o c a t i o n a s s i g nm e n t PIN G26 − to d d r 3 h p s a [ 9 ]
163 s e t l o c a t i o n a s s i g nm e n t PIN D29 − to d d r 3 h p s a [ 1 0 ]
164 s e t l o c a t i o n a s s i g nm e n t PIN C30 − to d d r 3 h p s a [ 1 1 ]
165 s e t l o c a t i o n a s s i g nm e n t PIN B30 − to d d r 3 h p s a [ 1 2 ]
166 s e t l o c a t i o n a s s i g nm e n t PIN C29 − to d d r 3 h p s a [ 1 3 ]
167 s e t l o c a t i o n a s s i g nm e n t PIN H25 − to d d r 3 h p s a [ 1 4 ]
168 s e t l o c a t i o n a s s i g nm e n t PIN E29 − to d d r 3 hp s b a [ 0 ]
169 s e t l o c a t i o n a s s i g nm e n t PIN J24 − to d d r 3 hp s b a [ 1 ]
170 s e t l o c a t i o n a s s i g nm e n t PIN J23 − to d d r 3 hp s b a [ 2 ]
171 s e t l o c a t i o n a s s i g nm e n t PIN K28 − to ddr3 hps dm [ 0 ]
172 s e t l o c a t i o n a s s i g nm e n t PIN M28 − to ddr3 hps dm [ 1 ]
173 s e t l o c a t i o n a s s i g nm e n t PIN R28 − to ddr3 hps dm [ 2 ]
174 s e t l o c a t i o n a s s i g nm e n t PIN W30 − to ddr3 hps dm [ 3 ]
175 s e t l o c a t i o n a s s i g nm e n t PIN W27 − to ddr3 hps dm [ 4 ]
176 s e t l o c a t i o n a s s i g nm e n t PIN K23 − to dd r 3 hp s dq [ 0 ]
177 s e t l o c a t i o n a s s i g nm e n t PIN K22 − to dd r 3 hp s dq [ 1 ]
178 s e t l o c a t i o n a s s i g nm e n t PIN H30 − to dd r 3 hp s dq [ 2 ]
179 s e t l o c a t i o n a s s i g nm e n t PIN G28 − to dd r 3 hp s dq [ 3 ]
180 s e t l o c a t i o n a s s i g nm e n t PIN L25 − to dd r 3 hp s dq [ 4 ]
181 s e t l o c a t i o n a s s i g nm e n t PIN L24 − to dd r 3 hp s dq [ 5 ]
182 s e t l o c a t i o n a s s i g nm e n t PIN J30 − to dd r 3 hp s dq [ 6 ]
183 s e t l o c a t i o n a s s i g nm e n t PIN J29 − to dd r 3 hp s dq [ 7 ]
184 s e t l o c a t i o n a s s i g nm e n t PIN K26 − to dd r 3 hp s dq [ 8 ]
185 s e t l o c a t i o n a s s i g nm e n t PIN L26 − to dd r 3 hp s dq [ 9 ]
186 s e t l o c a t i o n a s s i g nm e n t PIN K29 − to dd r 3 hp s dq [ 1 0 ]
187 s e t l o c a t i o n a s s i g nm e n t PIN K27 − to dd r 3 hp s dq [ 1 1 ]
188 s e t l o c a t i o n a s s i g nm e n t PIN M26 − to dd r 3 hp s dq [ 1 2 ]
189 s e t l o c a t i o n a s s i g nm e n t PIN M27 − to dd r 3 hp s dq [ 1 3 ]
190 s e t l o c a t i o n a s s i g nm e n t PIN L28 − to dd r 3 hp s dq [ 1 4 ]
191 s e t l o c a t i o n a s s i g nm e n t PIN M30 − to dd r 3 hp s dq [ 1 5 ]
192 s e t l o c a t i o n a s s i g nm e n t PIN U26 − to dd r 3 hp s dq [ 1 6 ]
193 s e t l o c a t i o n a s s i g nm e n t PIN T26 − to dd r 3 hp s dq [ 1 7 ]
194 s e t l o c a t i o n a s s i g nm e n t PIN N29 − to dd r 3 hp s dq [ 1 8 ]
195 s e t l o c a t i o n a s s i g nm e n t PIN N28 − to dd r 3 hp s dq [ 1 9 ]
196 s e t l o c a t i o n a s s i g nm e n t PIN P26 − to dd r 3 hp s dq [ 2 0 ]
197 s e t l o c a t i o n a s s i g nm e n t PIN P27 − to dd r 3 hp s dq [ 2 1 ]
198 s e t l o c a t i o n a s s i g nm e n t PIN N27 − to dd r 3 hp s dq [ 2 2 ]
199 s e t l o c a t i o n a s s i g nm e n t PIN R29 − to dd r 3 hp s dq [ 2 3 ]
200 s e t l o c a t i o n a s s i g nm e n t PIN P24 − to dd r 3 hp s dq [ 2 4 ]
201 s e t l o c a t i o n a s s i g nm e n t PIN P25 − to dd r 3 hp s dq [ 2 5 ]
202 s e t l o c a t i o n a s s i g nm e n t PIN T29 − to dd r 3 hp s dq [ 2 6 ]
203 s e t l o c a t i o n a s s i g nm e n t PIN T28 − to dd r 3 hp s dq [ 2 7 ]
204 s e t l o c a t i o n a s s i g nm e n t PIN R27 − to dd r 3 hp s dq [ 2 8 ]
205 s e t l o c a t i o n a s s i g nm e n t PIN R26 − to dd r 3 hp s dq [ 2 9 ]
206 s e t l o c a t i o n a s s i g nm e n t PIN V30 − to dd r 3 hp s dq [ 3 0 ]
207 s e t l o c a t i o n a s s i g nm e n t PIN W29 − to dd r 3 hp s dq [ 3 1 ]
208 s e t l o c a t i o n a s s i g nm e n t PIN W26 − to dd r 3 hp s dq [ 3 2 ]
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209 s e t l o c a t i o n a s s i g nm e n t PIN R24 − to dd r 3 hp s dq [ 3 3 ]
210 s e t l o c a t i o n a s s i g nm e n t PIN U27 − to dd r 3 hp s dq [ 3 4 ]
211 s e t l o c a t i o n a s s i g nm e n t PIN V28 − to dd r 3 hp s dq [ 3 5 ]
212 s e t l o c a t i o n a s s i g nm e n t PIN T25 − to dd r 3 hp s dq [ 3 6 ]
213 s e t l o c a t i o n a s s i g nm e n t PIN U25 − to dd r 3 hp s dq [ 3 7 ]
214 s e t l o c a t i o n a s s i g nm e n t PIN V27 − to dd r 3 hp s dq [ 3 8 ]
215 s e t l o c a t i o n a s s i g nm e n t PIN Y29 − to dd r 3 hp s dq [ 3 9 ]
216 s e t l o c a t i o n a s s i g nm e n t PIN M19 − to d d r 3 h p s d q s n [ 0 ]
217 s e t l o c a t i o n a s s i g nm e n t PIN N24 − to d d r 3 h p s d q s n [ 1 ]
218 s e t l o c a t i o n a s s i g nm e n t PIN R18 − to d d r 3 h p s d q s n [ 2 ]
219 s e t l o c a t i o n a s s i g nm e n t PIN R21 − to d d r 3 h p s d q s n [ 3 ]
220 s e t l o c a t i o n a s s i g nm e n t PIN T23 − to d d r 3 h p s d q s n [ 4 ]
221 s e t l o c a t i o n a s s i g nm e n t PIN N18 − to d d r 3 h p s d q s p [ 0 ]
222 s e t l o c a t i o n a s s i g nm e n t PIN N25 − to d d r 3 h p s d q s p [ 1 ]
223 s e t l o c a t i o n a s s i g nm e n t PIN R19 − to d d r 3 h p s d q s p [ 2 ]
224 s e t l o c a t i o n a s s i g nm e n t PIN R22 − to d d r 3 h p s d q s p [ 3 ]
225 s e t l o c a t i o n a s s i g nm e n t PIN T24 − to d d r 3 h p s d q s p [ 4 ]
226 s e t l o c a t i o n a s s i g nm e n t PIN E27 − to d d r 3 h p s c a s n
227 s e t l o c a t i o n a s s i g nm e n t PIN L29 − to d d r 3 hp s c k e
228 s e t l o c a t i o n a s s i g nm e n t PIN L23 − to d d r 3 h p s c l k n
229 s e t l o c a t i o n a s s i g nm e n t PIN M23 − to d d r 3 h p s c l k p
230 s e t l o c a t i o n a s s i g nm e n t PIN H24 − to d d r 3 h p s c s n
231 s e t l o c a t i o n a s s i g nm e n t PIN H28 − to d d r 3 h p s o d t
232 s e t l o c a t i o n a s s i g nm e n t PIN D30 − to d d r 3 h p s r a s n
233 s e t l o c a t i o n a s s i g nm e n t PIN P30 − to d d r 3 h p s r e s e t n
234 s e t l o c a t i o n a s s i g nm e n t PIN C28 − to dd r3 hps wen
235 s e t l o c a t i o n a s s i g nm e n t PIN D27 − to d d r 3 h p s r z q
236 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to c l k o s c 2
237 s e t l o c a t i o n a s s i g nm e n t PIN F25 − to c l k o s c 2
238 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to m i c t o r r s t n
239 s e t l o c a t i o n a s s i g nm e n t PIN C27 − to m i c t o r r s t n
240 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to h p s r e s e t n
241 s e t l o c a t i o n a s s i g nm e n t PIN F23 − to h p s r e s e t n
242 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r d i p sw hp s
243 s e t l o c a t i o n a s s i g nm e n t PIN N30 − to u s e r d i p sw hp s [ 0 ]
244 s e t l o c a t i o n a s s i g nm e n t PIN P29 − to u s e r d i p sw hp s [ 1 ]
245 s e t l o c a t i o n a s s i g nm e n t PIN P22 − to u s e r d i p sw hp s [ 2 ]
246 s e t l o c a t i o n a s s i g nm e n t PIN V20 − to u s e r d i p sw hp s [ 3 ]
247 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s e r l e d h p s
248 s e t l o c a t i o n a s s i g nm e n t PIN E17 − to u s e r l e d h p s [ 0 ]
249 s e t l o c a t i o n a s s i g nm e n t PIN E18 − to u s e r l e d h p s [ 1 ]
250 s e t l o c a t i o n a s s i g nm e n t PIN G17 − to u s e r l e d h p s [ 2 ]
251 s e t l o c a t i o n a s s i g nm e n t PIN C18 − to u s e r l e d h p s [ 3 ]
252 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r p b h p s
253 s e t l o c a t i o n a s s i g nm e n t PIN T30 − to u s e r p b h p s [ 0 ]
254 s e t l o c a t i o n a s s i g nm e n t PIN U28 − to u s e r p b h p s [ 1 ]
255 s e t l o c a t i o n a s s i g nm e n t PIN T21 − to u s e r p b h p s [ 2 ]
256 s e t l o c a t i o n a s s i g nm e n t PIN U20 − to u s e r p b h p s [ 3 ]
257 s e t l o c a t i o n a s s i g nm e n t PIN E24 − to u a r t r x
258 s e t l o c a t i o n a s s i g nm e n t PIN D24 − to u a r t t x
259 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u a r t r x
260 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u a r t t x
261 s e t l o c a t i o n a s s i g nm e n t PIN D22 − to i 2 c s c l h p s
262 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to i 2 c s c l h p s
263 s e t l o c a t i o n a s s i g nm e n t PIN C23 − to i 2 c s d a h p s
264 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to i 2 c s d a h p s
265 s e t l o c a t i o n a s s i g nm e n t PIN H20 − to s p i c s n
266 s e t l o c a t i o n a s s i g nm e n t PIN B23 − to s p i m i s o
267 s e t l o c a t i o n a s s i g nm e n t PIN C22 − to s p i mo s i
268 s e t l o c a t i o n a s s i g nm e n t PIN A23 − to s p i s c k
269 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s p i c s n
270 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s p i m i s o
271 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s p i mo s i
272 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s p i s c k
273 s e t l o c a t i o n a s s i g nm e n t PIN D19 − to q s p i c l k
274 s e t l o c a t i o n a s s i g nm e n t PIN C20 − to q s p i i o [ 0 ]
275 s e t l o c a t i o n a s s i g nm e n t PIN H18 − to q s p i i o [ 1 ]
276 s e t l o c a t i o n a s s i g nm e n t PIN A19 − to q s p i i o [ 2 ]
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277 s e t l o c a t i o n a s s i g nm e n t PIN E19 − to q s p i i o [ 3 ]
278 s e t l o c a t i o n a s s i g nm e n t PIN A18 − to q s p i s s 0
279 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to q s p i c l k
280 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to q s p i i o
281 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to q s p i s s 0
282 s e t l o c a t i o n a s s i g nm e n t PIN B16 − to s d d a t [ 3 ]
283 s e t l o c a t i o n a s s i g nm e n t PIN A16 − to s d c l k
284 s e t l o c a t i o n a s s i g nm e n t PIN F18 − to sd cmd
285 s e t l o c a t i o n a s s i g nm e n t PIN G18 − to s d d a t [ 0 ]
286 s e t l o c a t i o n a s s i g nm e n t PIN C17 − to s d d a t [ 1 ]
287 s e t l o c a t i o n a s s i g nm e n t PIN D17 − to s d d a t [ 2 ]
288 s e t l o c a t i o n a s s i g nm e n t PIN B17 − to sd pwren
289 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s d c l k
290 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to sd cmd
291 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to sd pwren
292 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s d d a t
293 s e t l o c a t i o n a s s i g nm e n t PIN N16 − to u s b c l k
294 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b c l k
295 s e t l o c a t i o n a s s i g nm e n t PIN E16 − to u s b d a t a [ 0 ]
296 s e t l o c a t i o n a s s i g nm e n t PIN G16 − to u s b d a t a [ 1 ]
297 s e t l o c a t i o n a s s i g nm e n t PIN D16 − to u s b d a t a [ 2 ]
298 s e t l o c a t i o n a s s i g nm e n t PIN D14 − to u s b d a t a [ 3 ]
299 s e t l o c a t i o n a s s i g nm e n t PIN A15 − to u s b d a t a [ 4 ]
300 s e t l o c a t i o n a s s i g nm e n t PIN C14 − to u s b d a t a [ 5 ]
301 s e t l o c a t i o n a s s i g nm e n t PIN D15 − to u s b d a t a [ 6 ]
302 s e t l o c a t i o n a s s i g nm e n t PIN M17 − to u s b d a t a [ 7 ]
303 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b d a t a
304 s e t l o c a t i o n a s s i g nm e n t PIN A14 − to u s b nx t
305 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b nx t
306 s e t l o c a t i o n a s s i g nm e n t PIN E14 − to u s b d i r
307 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b s t p
308 s e t l o c a t i o n a s s i g nm e n t PIN C15 − to u s b s t p
309 s e t l o c a t i o n a s s i g nm e n t PIN H19 − to e n e t h p s g t x c l k
310 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s g t x c l k
311 s e t l o c a t i o n a s s i g nm e n t PIN B21 − to ene t hp s mdc
312 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to ene t hp s mdc
313 s e t l o c a t i o n a s s i g nm e n t PIN E21 − to e n e t h p s md i o
314 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s md i o
315 s e t l o c a t i o n a s s i g nm e n t PIN G20 − to e n e t h p s r x c l k
316 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s r x c l k
317 s e t l o c a t i o n a s s i g nm e n t PIN K17 − to e n e t h p s r x d v
318 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s r x d v
319 s e t l o c a t i o n a s s i g nm e n t PIN A21 − to e n e t h p s r x d [ 0 ]
320 s e t l o c a t i o n a s s i g nm e n t PIN B20 − to e n e t h p s r x d [ 1 ]
321 s e t l o c a t i o n a s s i g nm e n t PIN B18 − to e n e t h p s r x d [ 2 ]
322 s e t l o c a t i o n a s s i g nm e n t PIN D21 − to e n e t h p s r x d [ 3 ]
323 s e t l o c a t i o n a s s i g nm e n t PIN A20 − to e n e t h p s t x e n
324 s e t l o c a t i o n a s s i g nm e n t PIN F20 − to e n e t h p s t x d [ 0 ]
325 s e t l o c a t i o n a s s i g nm e n t PIN J19 − to e n e t h p s t x d [ 1 ]
326 s e t l o c a t i o n a s s i g nm e n t PIN F21 − to e n e t h p s t x d [ 2 ]
327 s e t l o c a t i o n a s s i g nm e n t PIN F19 − to e n e t h p s t x d [ 3 ]
328 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to e n e t h p s r x d
329 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s t x e n
330 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to e n e t h p s t x d
331 s e t l o c a t i o n a s s i g nm e n t PIN C19 − to e n e t h p s i n t n
332 s e t l o c a t i o n a s s i g nm e n t PIN B22 − to c a n 0 r x
333 s e t l o c a t i o n a s s i g nm e n t PIN G22 − to c a n 0 t x
334 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to c a n 0 r x
335 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to c a n 0 t x
336 s e t l o c a t i o n a s s i g nm e n t PIN B26 − to t r a c e c l k m i c
337 s e t l o c a t i o n a s s i g nm e n t PIN B25 − to t r a c e d a t a [ 0 ]
338 s e t l o c a t i o n a s s i g nm e n t PIN C25 − to t r a c e d a t a [ 1 ]
339 s e t l o c a t i o n a s s i g nm e n t PIN A25 − to t r a c e d a t a [ 2 ]
340 s e t l o c a t i o n a s s i g nm e n t PIN H23 − to t r a c e d a t a [ 3 ]
341 s e t l o c a t i o n a s s i g nm e n t PIN A24 − to t r a c e d a t a [ 4 ]
342 s e t l o c a t i o n a s s i g nm e n t PIN G21 − to t r a c e d a t a [ 5 ]
343 s e t l o c a t i o n a s s i g nm e n t PIN C24 − to t r a c e d a t a [ 6 ]
344 s e t l o c a t i o n a s s i g nm e n t PIN E23 − to t r a c e d a t a [ 7 ]
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345 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to t r a c e c l k m i c
346 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to t r a c e d a t a
347 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b d i r
348 s e t l o c a t i o n a s s i g nm e n t PIN AB27 − to c l k 100m fpga
349 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to c l k 100m fpga
350 s e t l o c a t i o n a s s i g nm e n t PIN AC18 − to c l k 50m fpga
351 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to c l k 50m fpga
352 s e t l o c a t i o n a s s i g nm e n t PIN AF14 − to c l k b o t 1
353 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to c l k b o t 1
354 s e t l o c a t i o n a s s i g nm e n t PIN Y26 − to c l k e n e t f p g a p
355 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD LVDS − to c l k e n e t f p g a p
356 s e t l o c a t i o n a s s i g nm e n t PIN AA26 − to c l k t o p 1
357 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to c l k t o p 1
358 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a
359 s e t l o c a t i o n a s s i g nm e n t PIN AJ14 − to d d r 3 f p g a a [ 0 ]
360 s e t l o c a t i o n a s s i g nm e n t PIN AK14 − to d d r 3 f p g a a [ 1 ]
361 s e t l o c a t i o n a s s i g nm e n t PIN AH12 − to d d r 3 f p g a a [ 2 ]
362 s e t l o c a t i o n a s s i g nm e n t PIN AJ12 − to d d r 3 f p g a a [ 3 ]
363 s e t l o c a t i o n a s s i g nm e n t PIN AG15 − to d d r 3 f p g a a [ 4 ]
364 s e t l o c a t i o n a s s i g nm e n t PIN AH15 − to d d r 3 f p g a a [ 5 ]
365 s e t l o c a t i o n a s s i g nm e n t PIN AK12 − to d d r 3 f p g a a [ 6 ]
366 s e t l o c a t i o n a s s i g nm e n t PIN AK13 − to d d r 3 f p g a a [ 7 ]
367 s e t l o c a t i o n a s s i g nm e n t PIN AH13 − to d d r 3 f p g a a [ 8 ]
368 s e t l o c a t i o n a s s i g nm e n t PIN AH14 − to d d r 3 f p g a a [ 9 ]
369 s e t l o c a t i o n a s s i g nm e n t PIN AJ9 − to d d r 3 f p g a a [ 1 0 ]
370 s e t l o c a t i o n a s s i g nm e n t PIN AK9 − to d d r 3 f p g a a [ 1 1 ]
371 s e t l o c a t i o n a s s i g nm e n t PIN AK7 − to d d r 3 f p g a a [ 1 2 ]
372 s e t l o c a t i o n a s s i g nm e n t PIN AK8 − to d d r 3 f p g a a [ 1 3 ]
373 s e t l o c a t i o n a s s i g nm e n t PIN AG12 − to d d r 3 f p g a a [ 1 4 ]
374 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a b a
375 s e t l o c a t i o n a s s i g nm e n t PIN AH10 − to d d r 3 f p g a b a [ 0 ]
376 s e t l o c a t i o n a s s i g nm e n t PIN AJ11 − to d d r 3 f p g a b a [ 1 ]
377 s e t l o c a t i o n a s s i g nm e n t PIN AK11 − to d d r 3 f p g a b a [ 2 ]
378 s e t l o c a t i o n a s s i g nm e n t PIN AH7 − to d d r 3 f p g a c a s n
379 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a c a s n − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
380 s e t l o c a t i o n a s s i g nm e n t PIN AJ21 − to d d r 3 f p g a c k e
381 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a c k e − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
382 s e t l o c a t i o n a s s i g nm e n t PIN AA15 − to d d r 3 f p g a c l k n
383 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a c l k n − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
384 s e t l o c a t i o n a s s i g nm e n t PIN AA14 − to d d r 3 f p g a c l k p
385 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a c l k p − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
386 s e t l o c a t i o n a s s i g nm e n t PIN AB15 − to d d r 3 f p g a c s n
387 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a c s n − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
388 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r3 fpga dm
389 s e t l o c a t i o n a s s i g nm e n t PIN AH17 − to dd r3 fpga dm [ 0 ]
390 s e t l o c a t i o n a s s i g nm e n t PIN AG23 − to dd r3 fpga dm [ 1 ]
391 s e t l o c a t i o n a s s i g nm e n t PIN AK23 − to dd r3 fpga dm [ 2 ]
392 s e t l o c a t i o n a s s i g nm e n t PIN AJ27 − to dd r3 fpga dm [ 3 ]
393 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq
394 s e t l o c a t i o n a s s i g nm e n t PIN AF18 − to d d r 3 f p g a dq [ 0 ]
395 s e t l o c a t i o n a s s i g nm e n t PIN AE17 − to d d r 3 f p g a dq [ 1 ]
396 s e t l o c a t i o n a s s i g nm e n t PIN AG16 − to d d r 3 f p g a dq [ 2 ]
397 s e t l o c a t i o n a s s i g nm e n t PIN AF16 − to d d r 3 f p g a dq [ 3 ]
398 s e t l o c a t i o n a s s i g nm e n t PIN AH20 − to d d r 3 f p g a dq [ 4 ]
399 s e t l o c a t i o n a s s i g nm e n t PIN AG21 − to d d r 3 f p g a dq [ 5 ]
400 s e t l o c a t i o n a s s i g nm e n t PIN AJ16 − to d d r 3 f p g a dq [ 6 ]
401 s e t l o c a t i o n a s s i g nm e n t PIN AH18 − to d d r 3 f p g a dq [ 7 ]
402 s e t l o c a t i o n a s s i g nm e n t PIN AK18 − to d d r 3 f p g a dq [ 8 ]
403 s e t l o c a t i o n a s s i g nm e n t PIN AJ17 − to d d r 3 f p g a dq [ 9 ]
404 s e t l o c a t i o n a s s i g nm e n t PIN AG18 − to d d r 3 f p g a dq [ 1 0 ]
405 s e t l o c a t i o n a s s i g nm e n t PIN AK19 − to d d r 3 f p g a dq [ 1 1 ]
406 s e t l o c a t i o n a s s i g nm e n t PIN AG20 − to d d r 3 f p g a dq [ 1 2 ]
407 s e t l o c a t i o n a s s i g nm e n t PIN AF19 − to d d r 3 f p g a dq [ 1 3 ]
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408 s e t l o c a t i o n a s s i g nm e n t PIN AJ20 − to d d r 3 f p g a dq [ 1 4 ]
409 s e t l o c a t i o n a s s i g nm e n t PIN AH24 − to d d r 3 f p g a dq [ 1 5 ]
410 s e t l o c a t i o n a s s i g nm e n t PIN AE19 − to d d r 3 f p g a dq [ 1 6 ]
411 s e t l o c a t i o n a s s i g nm e n t PIN AE18 − to d d r 3 f p g a dq [ 1 7 ]
412 s e t l o c a t i o n a s s i g nm e n t PIN AG22 − to d d r 3 f p g a dq [ 1 8 ]
413 s e t l o c a t i o n a s s i g nm e n t PIN AK22 − to d d r 3 f p g a dq [ 1 9 ]
414 s e t l o c a t i o n a s s i g nm e n t PIN AF21 − to d d r 3 f p g a dq [ 2 0 ]
415 s e t l o c a t i o n a s s i g nm e n t PIN AF20 − to d d r 3 f p g a dq [ 2 1 ]
416 s e t l o c a t i o n a s s i g nm e n t PIN AH23 − to d d r 3 f p g a dq [ 2 2 ]
417 s e t l o c a t i o n a s s i g nm e n t PIN AK24 − to d d r 3 f p g a dq [ 2 3 ]
418 s e t l o c a t i o n a s s i g nm e n t PIN AF24 − to d d r 3 f p g a dq [ 2 4 ]
419 s e t l o c a t i o n a s s i g nm e n t PIN AF23 − to d d r 3 f p g a dq [ 2 5 ]
420 s e t l o c a t i o n a s s i g nm e n t PIN AJ24 − to d d r 3 f p g a dq [ 2 6 ]
421 s e t l o c a t i o n a s s i g nm e n t PIN AK26 − to d d r 3 f p g a dq [ 2 7 ]
422 s e t l o c a t i o n a s s i g nm e n t PIN AE23 − to d d r 3 f p g a dq [ 2 8 ]
423 s e t l o c a t i o n a s s i g nm e n t PIN AE22 − to d d r 3 f p g a dq [ 2 9 ]
424 s e t l o c a t i o n a s s i g nm e n t PIN AG25 − to d d r 3 f p g a dq [ 3 0 ]
425 s e t l o c a t i o n a s s i g nm e n t PIN AK27 − to d d r 3 f p g a dq [ 3 1 ]
426 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s n
427 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s p
428 s e t l o c a t i o n a s s i g nm e n t PIN AE16 − to d d r 3 f p g a o d t
429 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a o d t − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
430 s e t l o c a t i o n a s s i g nm e n t PIN AH8 − to d d r 3 f p g a r a s n
431 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a r a s n
432 s e t l o c a t i o n a s s i g nm e n t PIN AK21 − to d d r 3 f p g a r e s e t n
433 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a r e s e t n
434 s e t l o c a t i o n a s s i g nm e n t PIN AJ6 − to dd r3 fpga wen
435 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r3 fpga wen
436 s e t l o c a t i o n a s s i g nm e n t PIN C12 − to h sma t x d p [ 1 6 ]
437 s e t l o c a t i o n a s s i g nm e n t PIN B13 − to h sma t x d p [ 1 5 ]
438 s e t l o c a t i o n a s s i g nm e n t PIN C10 − to h sma t x d p [ 1 4 ]
439 s e t l o c a t i o n a s s i g nm e n t PIN C8 − to h sma t x d p [ 1 3 ]
440 s e t l o c a t i o n a s s i g nm e n t PIN A9 − to h sma t x d p [ 1 2 ]
441 s e t l o c a t i o n a s s i g nm e n t PIN C7 − to h sma t x d p [ 1 1 ]
442 s e t l o c a t i o n a s s i g nm e n t PIN A6 − to h sma t x d p [ 1 0 ]
443 s e t l o c a t i o n a s s i g nm e n t PIN D5 − to h sma t x d p [ 9 ]
444 s e t l o c a t i o n a s s i g nm e n t PIN A4 − to h sma t x d p [ 8 ]
445 s e t l o c a t i o n a s s i g nm e n t PIN C3 − to h sma t x d p [ 7 ]
446 s e t l o c a t i o n a s s i g nm e n t PIN B2 − to h sma t x d p [ 6 ]
447 s e t l o c a t i o n a s s i g nm e n t PIN D2 − to h sma t x d p [ 5 ]
448 s e t l o c a t i o n a s s i g nm e n t PIN E1 − to h sma t x d p [ 4 ]
449 s e t l o c a t i o n a s s i g nm e n t PIN E3 − to h sma t x d p [ 3 ]
450 s e t l o c a t i o n a s s i g nm e n t PIN E4 − to h sma t x d p [ 2 ]
451 s e t l o c a t i o n a s s i g nm e n t PIN D6 − to h sma t x d p [ 1 ]
452 s e t l o c a t i o n a s s i g nm e n t PIN E8 − to h sma t x d p [ 0 ]
453 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD LVDS − to h sma t x d p
454 s e t l o c a t i o n a s s i g nm e n t PIN B11 − to h sma t x d n [ 1 6 ]
455 s e t l o c a t i o n a s s i g nm e n t PIN A13 − to h sma t x d n [ 1 5 ]
456 s e t l o c a t i o n a s s i g nm e n t PIN C9 − to h sma t x d n [ 1 4 ]
457 s e t l o c a t i o n a s s i g nm e n t PIN B8 − to h sma t x d n [ 1 3 ]
458 s e t l o c a t i o n a s s i g nm e n t PIN A8 − to h sma t x d n [ 1 2 ]
459 s e t l o c a t i o n a s s i g nm e n t PIN B7 − to h sma t x d n [ 1 1 ]
460 s e t l o c a t i o n a s s i g nm e n t PIN A5 − to h sma t x d n [ 1 0 ]
461 s e t l o c a t i o n a s s i g nm e n t PIN C4 − to h sma t x d n [ 9 ]
462 s e t l o c a t i o n a s s i g nm e n t PIN A3 − to h sma t x d n [ 8 ]
463 s e t l o c a t i o n a s s i g nm e n t PIN B3 − to h sma t x d n [ 7 ]
464 s e t l o c a t i o n a s s i g nm e n t PIN B1 − to h sma t x d n [ 6 ]
465 s e t l o c a t i o n a s s i g nm e n t PIN C2 − to h sma t x d n [ 5 ]
466 s e t l o c a t i o n a s s i g nm e n t PIN D1 − to h sma t x d n [ 4 ]
467 s e t l o c a t i o n a s s i g nm e n t PIN E2 − to h sma t x d n [ 3 ]
468 s e t l o c a t i o n a s s i g nm e n t PIN D4 − to h sma t x d n [ 2 ]
469 s e t l o c a t i o n a s s i g nm e n t PIN C5 − to h sma t x d n [ 1 ]
470 s e t l o c a t i o n a s s i g nm e n t PIN D7 − to h sma t x d n [ 0 ]
471 s e t l o c a t i o n a s s i g nm e n t PIN AH2 − to hsma sda
472 s e t l o c a t i o n a s s i g nm e n t PIN AA12 − to h sma s c l
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473 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to h sma s c l
474 s e t l o c a t i o n a s s i g nm e n t PIN J2 − to hsma rx p [ 3 ]
475 s e t l o c a t i o n a s s i g nm e n t PIN L2 − to hsma rx p [ 2 ]
476 s e t l o c a t i o n a s s i g nm e n t PIN N2 − to hsma rx p [ 1 ]
477 s e t l o c a t i o n a s s i g nm e n t PIN R2 − to hsma rx p [ 0 ]
478 s e t l o c a t i o n a s s i g nm e n t PIN J1 − to hsma rx n [ 3 ]
479 s e t l o c a t i o n a s s i g nm e n t PIN L1 − to hsma rx n [ 2 ]
480 s e t l o c a t i o n a s s i g nm e n t PIN N1 − to hsma rx n [ 1 ]
481 s e t l o c a t i o n a s s i g nm e n t PIN R1 − to hsma rx n [ 0 ]
482 s e t l o c a t i o n a s s i g nm e n t PIN F15 − to h sma rx d p [ 1 6 ]
483 s e t l o c a t i o n a s s i g nm e n t PIN C13 − to h sma rx d p [ 1 5 ]
484 s e t l o c a t i o n a s s i g nm e n t PIN F13 − to h sma rx d p [ 1 4 ]
485 s e t l o c a t i o n a s s i g nm e n t PIN E12 − to h sma rx d p [ 1 3 ]
486 s e t l o c a t i o n a s s i g nm e n t PIN D11 − to h sma rx d p [ 1 2 ]
487 s e t l o c a t i o n a s s i g nm e n t PIN E9 − to h sma rx d p [ 1 1 ]
488 s e t l o c a t i o n a s s i g nm e n t PIN B6 − to h sma rx d p [ 1 0 ]
489 s e t l o c a t i o n a s s i g nm e n t PIN F11 − to h sma rx d p [ 9 ]
490 s e t l o c a t i o n a s s i g nm e n t PIN F9 − to h sma rx d p [ 8 ]
491 s e t l o c a t i o n a s s i g nm e n t PIN G10 − to h sma rx d p [ 7 ]
492 s e t l o c a t i o n a s s i g nm e n t PIN H8 − to h sma rx d p [ 6 ]
493 s e t l o c a t i o n a s s i g nm e n t PIN J7 − to h sma rx d p [ 5 ]
494 s e t l o c a t i o n a s s i g nm e n t PIN G12 − to h sma rx d p [ 4 ]
495 s e t l o c a t i o n a s s i g nm e n t PIN K7 − to h sma rx d p [ 3 ]
496 s e t l o c a t i o n a s s i g nm e n t PIN J10 − to h sma rx d p [ 2 ]
497 s e t l o c a t i o n a s s i g nm e n t PIN K12 − to h sma rx d p [ 1 ]
498 s e t l o c a t i o n a s s i g nm e n t PIN H14 − to h sma rx d p [ 0 ]
499 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD LVDS − to h sma rx d p
500 s e t l o c a t i o n a s s i g nm e n t PIN F14 − to h sma rx d n [ 1 6 ]
501 s e t l o c a t i o n a s s i g nm e n t PIN B12 − to h sma rx d n [ 1 5 ]
502 s e t l o c a t i o n a s s i g nm e n t PIN E13 − to h sma rx d n [ 1 4 ]
503 s e t l o c a t i o n a s s i g nm e n t PIN D12 − to h sma rx d n [ 1 3 ]
504 s e t l o c a t i o n a s s i g nm e n t PIN D10 − to h sma rx d n [ 1 2 ]
505 s e t l o c a t i o n a s s i g nm e n t PIN D9 − to h sma rx d n [ 1 1 ]
506 s e t l o c a t i o n a s s i g nm e n t PIN B5 − to h sma rx d n [ 1 0 ]
507 s e t l o c a t i o n a s s i g nm e n t PIN E11 − to h sma rx d n [ 9 ]
508 s e t l o c a t i o n a s s i g nm e n t PIN F8 − to h sma rx d n [ 8 ]
509 s e t l o c a t i o n a s s i g nm e n t PIN F10 − to h sma rx d n [ 7 ]
510 s e t l o c a t i o n a s s i g nm e n t PIN G8 − to h sma rx d n [ 6 ]
511 s e t l o c a t i o n a s s i g nm e n t PIN H7 − to h sma rx d n [ 5 ]
512 s e t l o c a t i o n a s s i g nm e n t PIN G11 − to h sma rx d n [ 4 ]
513 s e t l o c a t i o n a s s i g nm e n t PIN K8 − to h sma rx d n [ 3 ]
514 s e t l o c a t i o n a s s i g nm e n t PIN J9 − to h sma rx d n [ 2 ]
515 s e t l o c a t i o n a s s i g nm e n t PIN J12 − to h sma rx d n [ 1 ]
516 s e t l o c a t i o n a s s i g nm e n t PIN G13 − to h sma rx d n [ 0 ]
517 s e t l o c a t i o n a s s i g nm e n t PIN AD12 − to h sma p r sn t n
518 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to h sma p r sn t n
519 s e t l o c a t i o n a s s i g nm e n t PIN AG1 − to hsma d [ 3 ]
520 s e t l o c a t i o n a s s i g nm e n t PIN AG7 − to hsma d [ 2 ]
521 s e t l o c a t i o n a s s i g nm e n t PIN AF8 − to hsma d [ 1 ]
522 s e t l o c a t i o n a s s i g nm e n t PIN AF9 − to hsma d [ 0 ]
523 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to hsma d
524 s e t l o c a t i o n a s s i g nm e n t PIN A10 − to h sma c l k ou t 0
525 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to h sma c l k ou t 0
526 s e t l o c a t i o n a s s i g nm e n t PIN E7 − to h sma c l k ou t p 2
527 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD LVDS − to h sma c l k ou t p 2
528 s e t l o c a t i o n a s s i g nm e n t PIN E6 − to h sma c l k ou t n 2
529 s e t l o c a t i o n a s s i g nm e n t PIN K14 − to h sma c l k i n 0
530 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to h sma c l k i n 0
531 s e t l o c a t i o n a s s i g nm e n t PIN H15 − to h sma c l k i n p 2
532 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD LVDS − to h sma c l k i n p 2
533 s e t l o c a t i o n a s s i g nm e n t PIN G15 − to h sma c l k i n n 2
534 s e t l o c a t i o n a s s i g nm e n t PIN AB22 − to e n e t 1 t x e n
535 s e t l o c a t i o n a s s i g nm e n t PIN AB26 − to e n e t 1 t x d [ 3 ]
536 s e t l o c a t i o n a s s i g nm e n t PIN AA25 − to e n e t 1 t x d [ 2 ]
537 s e t l o c a t i o n a s s i g nm e n t PIN Y21 − to e n e t 1 t x d [ 1 ]
538 s e t l o c a t i o n a s s i g nm e n t PIN W20 − to e n e t 1 t x d [ 0 ]
539 s e t l o c a t i o n a s s i g nm e n t PIN W25 − to e n e t 1 t x c l k f b
540 s e t l o c a t i o n a s s i g nm e n t PIN AE28 − to e n e t 1 r x e r r o r
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541 s e t l o c a t i o n a s s i g nm e n t PIN Y23 − to e n e t 1 r x d v
542 s e t l o c a t i o n a s s i g nm e n t PIN AE27 − to e n e t 1 r x d [ 3 ]
543 s e t l o c a t i o n a s s i g nm e n t PIN AB25 − to e n e t 1 r x d [ 2 ]
544 s e t l o c a t i o n a s s i g nm e n t PIN AA24 − to e n e t 1 r x d [ 1 ]
545 s e t l o c a t i o n a s s i g nm e n t PIN AB23 − to e n e t 1 r x d [ 0 ]
546 s e t l o c a t i o n a s s i g nm e n t PIN Y24 − to e n e t 1 r x c l k
547 s e t l o c a t i o n a s s i g nm e n t PIN W24 − to e n e t 2 t x e n
548 s e t l o c a t i o n a s s i g nm e n t PIN V23 − to e n e t 2 t x d [ 3 ]
549 s e t l o c a t i o n a s s i g nm e n t PIN AF28 − to e n e t 2 t x d [ 2 ]
550 s e t l o c a t i o n a s s i g nm e n t PIN AG28 − to e n e t 2 t x d [ 1 ]
551 s e t l o c a t i o n a s s i g nm e n t PIN AG27 − to e n e t 2 t x d [ 0 ]
552 s e t l o c a t i o n a s s i g nm e n t PIN AG30 − to e n e t 2 t x c l k f b
553 s e t l o c a t i o n a s s i g nm e n t PIN V25 − to e n e t 2 r x e r r o r
554 s e t l o c a t i o n a s s i g nm e n t PIN AC28 − to e n e t 2 r x d v
555 s e t l o c a t i o n a s s i g nm e n t PIN AC27 − to e n e t 2 r x d [ 3 ]
556 s e t l o c a t i o n a s s i g nm e n t PIN AD26 − to e n e t 2 r x d [ 2 ]
557 s e t l o c a t i o n a s s i g nm e n t PIN AF30 − to e n e t 2 r x d [ 1 ]
558 s e t l o c a t i o n a s s i g nm e n t PIN AF29 − to e n e t 2 r x d [ 0 ]
559 s e t l o c a t i o n a s s i g nm e n t PIN AH30 − to e n e t 2 r x c l k
560 s e t l o c a t i o n a s s i g nm e n t PIN AC29 − to s d i t x s d h d n
561 s e t l o c a t i o n a s s i g nm e n t PIN AA30 − to s d i t x e n
562 s e t l o c a t i o n a s s i g nm e n t PIN AA28 − to s d i r x e n
563 s e t l o c a t i o n a s s i g nm e n t PIN AB28 − to s d i r x b y p a s s
564 s e t l o c a t i o n a s s i g nm e n t PIN AB30 − to s d i r s t i
565 s e t l o c a t i o n a s s i g nm e n t PIN AD30 − to s d i f a u l t
566 s e t l o c a t i o n a s s i g nm e n t PIN AB12 − to s d i c l k 1 4 8 u p
567 s e t l o c a t i o n a s s i g nm e n t PIN AF6 − to s d i c l k 1 4 8 d n
568 s e t l o c a t i o n a s s i g nm e n t PIN AG10 − to u s e r d i p sw f p g a [ 0 ]
569 s e t l o c a t i o n a s s i g nm e n t PIN AH9 − to u s e r d i p sw f p g a [ 1 ]
570 s e t l o c a t i o n a s s i g nm e n t PIN AF11 − to u s e r d i p sw f p g a [ 2 ]
571 s e t l o c a t i o n a s s i g nm e n t PIN AG11 − to u s e r d i p sw f p g a [ 3 ]
572 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r d i p sw f p g a [ 0 ]
573 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r d i p sw f p g a [ 1 ]
574 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r d i p sw f p g a [ 2 ]
575 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r d i p sw f p g a [ 3 ]
576 s e t l o c a t i o n a s s i g nm e n t PIN AK2 − to u s e r l e d f p g a [ 0 ]
577 s e t l o c a t i o n a s s i g nm e n t PIN Y16 − to u s e r l e d f p g a [ 1 ]
578 s e t l o c a t i o n a s s i g nm e n t PIN W15 − to u s e r l e d f p g a [ 2 ]
579 s e t l o c a t i o n a s s i g nm e n t PIN AB17 − to u s e r l e d f p g a [ 3 ]
580 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r l e d f p g a [ 0 ]
581 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r l e d f p g a [ 1 ]
582 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r l e d f p g a [ 2 ]
583 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r l e d f p g a [ 3 ]
584 s e t l o c a t i o n a s s i g nm e n t PIN AA13 − to u s e r p b f p g a [ 0 ]
585 s e t l o c a t i o n a s s i g nm e n t PIN AB13 − to u s e r p b f p g a [ 1 ]
586 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r p b f p g a [ 0 ]
587 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s e r p b f p g a [ 1 ]
588 s e t l o c a t i o n a s s i g nm e n t PIN AG17 − to d d r 3 f p g a r z q
589 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15” − to d d r 3 f p g a r z q − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
590 #−−−Found mu l t i p l e n e t s w i th t h e same name
591 s e t l o c a t i o n a s s i g nm e n t PIN W21 − to p c i e p e r s t n i n
592 s e t l o c a t i o n a s s i g nm e n t PIN AG6 − to p c i e p e r s t n o u t
593 s e t l o c a t i o n a s s i g nm e n t PIN W7 − to p c i e r e f c l k n
594 s e t l o c a t i o n a s s i g nm e n t PIN W8 − to p c i e r e f c l k p
595 s e t l o c a t i o n a s s i g nm e n t PIN AE1 − to p c i e r x n [ 0 ]
596 s e t l o c a t i o n a s s i g nm e n t PIN AC1 − to p c i e r x n [ 1 ]
597 s e t l o c a t i o n a s s i g nm e n t PIN AA1 − to p c i e r x n [ 2 ]
598 s e t l o c a t i o n a s s i g nm e n t PIN W1 − to p c i e r x n [ 3 ]
599 s e t l o c a t i o n a s s i g nm e n t PIN AE2 − to p c i e r x p [ 0 ]
600 s e t l o c a t i o n a s s i g nm e n t PIN AC2 − to p c i e r x p [ 1 ]
601 s e t l o c a t i o n a s s i g nm e n t PIN AA2 − to p c i e r x p [ 2 ]
602 s e t l o c a t i o n a s s i g nm e n t PIN W2 − to p c i e r x p [ 3 ]
603 s e t l o c a t i o n a s s i g nm e n t PIN AD3 − to p c i e t x n [ 0 ]
604 s e t l o c a t i o n a s s i g nm e n t PIN AB3 − to p c i e t x n [ 1 ]
605 s e t l o c a t i o n a s s i g nm e n t PIN Y3 − to p c i e t x n [ 2 ]
606 s e t l o c a t i o n a s s i g nm e n t PIN V3 − to p c i e t x n [ 3 ]
607 s e t l o c a t i o n a s s i g nm e n t PIN AD4 − to p c i e t x p [ 0 ]
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608 s e t l o c a t i o n a s s i g nm e n t PIN AB4 − to p c i e t x p [ 1 ]
609 s e t l o c a t i o n a s s i g nm e n t PIN Y4 − to p c i e t x p [ 2 ]
610 s e t l o c a t i o n a s s i g nm e n t PIN V4 − to p c i e t x p [ 3 ]
611 s e t l o c a t i o n a s s i g nm e n t PIN AF13 − to u s b b 2 c l k
612 s e t l o c a t i o n a s s i g nm e n t PIN AK28 − to u s b b 2 d a t a [ 0 ]
613 s e t l o c a t i o n a s s i g nm e n t PIN AD20 − to u s b b 2 d a t a [ 1 ]
614 s e t l o c a t i o n a s s i g nm e n t PIN AD21 − to u s b b 2 d a t a [ 2 ]
615 s e t l o c a t i o n a s s i g nm e n t PIN Y19 − to u s b b 2 d a t a [ 3 ]
616 s e t l o c a t i o n a s s i g nm e n t PIN AA20 − to u s b b 2 d a t a [ 4 ]
617 s e t l o c a t i o n a s s i g nm e n t PIN AH27 − to u s b b 2 d a t a [ 5 ]
618 s e t l o c a t i o n a s s i g nm e n t PIN AF25 − to u s b b 2 d a t a [ 6 ]
619 s e t l o c a t i o n a s s i g nm e n t PIN AC22 − to u s b b 2 d a t a [ 7 ]
620 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s b b 2 c l k
621 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to u s b b 2 d a t a
622 s e t l o c a t i o n a s s i g nm e n t PIN AD27 − to c p u r e s e t n
623 s e t l o c a t i o n a s s i g nm e n t PIN AG5 − to e n e t 1 t x e r r o r
624 s e t l o c a t i o n a s s i g nm e n t PIN AH5 − to e n e t 2 t x e r r o r
625 s e t l o c a t i o n a s s i g nm e n t PIN AJ1 − to e n e t d u a l r e s e t n
626 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to p c i e t x p
627 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to p c i e r x p
628 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to h sma tx p
629 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to hsma rx p
630 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to g x b r x l 4 p
631 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to g x b t x l 4 p
632 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD LVDS − to c l k 1 48 p
633 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD LVDS − to p c i e r e f c l k p
634 s e t l o c a t i o n a s s i g nm e n t PIN T9 − to c l k 1 48 p
635 s e t g l o b a l a s s i g nm e n t −name ENABLE SIGNALTAP OFF
636 s e t g l o b a l a s s i g nm e n t −name USE SIGNALTAP FILE o u t p u t f i l e s s o f r p t / s t p 1 . s t p
637 s e t g l o b a l a s s i g nm e n t −name MIN CORE JUNCTION TEMP 0
638 s e t g l o b a l a s s i g nm e n t −name MAX CORE JUNCTION TEMP 85
639 s e t l o c a t i o n a s s i g nm e n t PIN G7 − to i 2 c s c l f p g a
640 s e t l o c a t i o n a s s i g nm e n t PIN F6 − to i 2 c s d a f p g a
641 s e t l o c a t i o n a s s i g nm e n t PIN AJ4 − to usb empty
642 s e t l o c a t i o n a s s i g nm e n t PIN AK3 − to u s b f u l l
643 s e t l o c a t i o n a s s i g nm e n t PIN AE14 − to u sb oen
644 s e t l o c a t i o n a s s i g nm e n t PIN AJ5 − to u s b r dn
645 s e t l o c a t i o n a s s i g nm e n t PIN AD14 − to u s b r e s e t n
646 s e t l o c a t i o n a s s i g nm e n t PIN AK4 − to u s b s c l
647 s e t l o c a t i o n a s s i g nm e n t PIN AE13 − to u s b s d a
648 s e t l o c a t i o n a s s i g nm e n t PIN AK6 − to usb wrn
649 s e t l o c a t i o n a s s i g nm e n t PIN H12 − to en e t f pg a mdc
650 s e t l o c a t i o n a s s i g nm e n t PIN H13 − to e n e t f p g a md i o
651 s e t l o c a t i o n a s s i g nm e n t PIN T8 − to c l k 1 48 n
652 s e t l o c a t i o n a s s i g nm e n t PIN Y27 − to c l k e n e t f p g a n
653 s e t l o c a t i o n a s s i g nm e n t PIN U1 − to g x b r x l 4 n
654 s e t l o c a t i o n a s s i g nm e n t PIN U2 − to g x b r x l 4 p
655 s e t l o c a t i o n a s s i g nm e n t PIN T3 − to g x b t x l 4 n
656 s e t l o c a t i o n a s s i g nm e n t PIN T4 − to g x b t x l 4 p
657 s e t l o c a t i o n a s s i g nm e n t PIN P8 − to r e f c l k q l 2 n
658 s e t l o c a t i o n a s s i g nm e n t PIN P9 − to r e f c l k q l 2 p
659 s e t l o c a t i o n a s s i g nm e n t PIN AE29 − to p c i e smbc l k
660 s e t l o c a t i o n a s s i g nm e n t PIN J14 − to p c i e smbda t
661 s e t l o c a t i o n a s s i g nm e n t PIN W22 − to pc i e waken
662 s e t l o c a t i o n a s s i g nm e n t PIN AD25 − to max fpga miso
663 s e t l o c a t i o n a s s i g nm e n t PIN AE26 − to max fpga mos i
664 s e t l o c a t i o n a s s i g nm e n t PIN AJ29 − to max fpga sck
665 s e t l o c a t i o n a s s i g nm e n t PIN AC25 − to max f p g a s s e l
666 s e t l o c a t i o n a s s i g nm e n t PIN AD29 − to p c i e p r s n t 2 x 1
667 s e t l o c a t i o n a s s i g nm e n t PIN A11 − to p c i e p r s n t 2 x 4
668 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD LVDS − to r e f c l k q l 2 p
669 s e t g l o b a l a s s i g nm e n t −name PARTITION NETLIST TYPE SOURCE − s e c t i o n i d Top
670 s e t g l o b a l a s s i g nm e n t −name PARTITION FITTER PRESERVATION LEVEL PLACEMENT AND ROUTING
− s e c t i o n i d Top
671 s e t g l o b a l a s s i g nm e n t −name PARTITION COLOR 16764057 − s e c t i o n i d Top
672 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 0 ] − t ag hp s s d r am p0
143
673 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 0 ] − t ag hp s s d r am p0
674 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 ] − t ag hp s s d r am p0
675 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 ] − t ag hp s s d r am p0
676 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 ] − t ag hp s s d r am p0
677 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 ] − t ag hp s s d r am p0
678 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 ] − t ag hp s s d r am p0
679 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 ] − t ag hp s s d r am p0
680 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 4 ] − t ag hp s s d r am p0
681 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 4 ] − t ag hp s s d r am p0
682 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 5 ] − t ag hp s s d r am p0
683 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 5 ] − t ag hp s s d r am p0
684 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 6 ] − t ag hp s s d r am p0
685 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 6 ] − t ag hp s s d r am p0
686 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 7 ] − t ag hp s s d r am p0
687 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 7 ] − t ag hp s s d r am p0
688 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 8 ] − t ag hp s s d r am p0
689 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 8 ] − t ag hp s s d r am p0
690 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 9 ] − t ag hp s s d r am p0
691 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 9 ] − t ag hp s s d r am p0
692 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 0 ] − t ag hp s s d r am p0
693 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 0 ] − t ag hp s s d r am p0
694 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 1 ] − t ag hp s s d r am p0
695 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 1 ] − t ag hp s s d r am p0
696 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 2 ] − t ag hp s s d r am p0
697 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 2 ] − t ag hp s s d r am p0
698 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 3 ] − t ag hp s s d r am p0
699 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 3 ] − t ag hp s s d r am p0
700 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 4 ] − t ag hp s s d r am p0
701 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 4 ] − t ag hp s s d r am p0
702 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 5 ] − t ag hp s s d r am p0
703 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 5 ] − t ag hp s s d r am p0
704 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 6 ] − t ag hp s s d r am p0
705 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 6 ] − t ag hp s s d r am p0
706 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 7 ] − t ag hp s s d r am p0
144
707 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 7 ] − t ag hp s s d r am p0
708 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 8 ] − t ag hp s s d r am p0
709 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 8 ] − t ag hp s s d r am p0
710 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 9 ] − t ag hp s s d r am p0
711 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 1 9 ] − t ag hp s s d r am p0
712 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 0 ] − t ag hp s s d r am p0
713 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 0 ] − t ag hp s s d r am p0
714 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 1 ] − t ag hp s s d r am p0
715 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 1 ] − t ag hp s s d r am p0
716 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 2 ] − t ag hp s s d r am p0
717 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 2 ] − t ag hp s s d r am p0
718 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 3 ] − t ag hp s s d r am p0
719 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 3 ] − t ag hp s s d r am p0
720 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 4 ] − t ag hp s s d r am p0
721 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 4 ] − t ag hp s s d r am p0
722 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 5 ] − t ag hp s s d r am p0
723 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 5 ] − t ag hp s s d r am p0
724 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 6 ] − t ag hp s s d r am p0
725 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 6 ] − t ag hp s s d r am p0
726 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 7 ] − t ag hp s s d r am p0
727 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 7 ] − t ag hp s s d r am p0
728 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 8 ] − t ag hp s s d r am p0
729 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 8 ] − t ag hp s s d r am p0
730 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 9 ] − t ag hp s s d r am p0
731 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 2 9 ] − t ag hp s s d r am p0
732 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 0 ] − t ag hp s s d r am p0
733 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 0 ] − t ag hp s s d r am p0
734 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 1 ] − t ag hp s s d r am p0
735 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 1 ] − t ag hp s s d r am p0
736 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 2 ] − t ag hp s s d r am p0
737 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 2 ] − t ag hp s s d r am p0
738 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 3 ] − t ag hp s s d r am p0
739 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 3 ] − t ag hp s s d r am p0
740 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 4 ] − t ag hp s s d r am p0
145
741 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 4 ] − t ag hp s s d r am p0
742 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 5 ] − t ag hp s s d r am p0
743 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 5 ] − t ag hp s s d r am p0
744 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 6 ] − t ag hp s s d r am p0
745 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 6 ] − t ag hp s s d r am p0
746 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 7 ] − t ag hp s s d r am p0
747 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 7 ] − t ag hp s s d r am p0
748 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 8 ] − t ag hp s s d r am p0
749 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 8 ] − t ag hp s s d r am p0
750 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 9 ] − t ag hp s s d r am p0
751 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r 3 hp s dq [ 3 9 ] − t ag hp s s d r am p0
752 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 0 ] − t ag hp s s d r am p0
753 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 0 ] − t ag hp s s d r am p0
754 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 1 ] − t ag hp s s d r am p0
755 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 1 ] − t ag hp s s d r am p0
756 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 2 ] − t ag hp s s d r am p0
757 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 2 ] − t ag hp s s d r am p0
758 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 3 ] − t ag hp s s d r am p0
759 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 3 ] − t ag hp s s d r am p0
760 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 4 ] − t ag hp s s d r am p0
761 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s p [ 4 ] − t ag hp s s d r am p0
762 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 0 ] − t ag hp s s d r am p0
763 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 0 ] − t ag hp s s d r am p0
764 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 1 ] − t ag hp s s d r am p0
765 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 1 ] − t ag hp s s d r am p0
766 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 2 ] − t ag hp s s d r am p0
767 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 2 ] − t ag hp s s d r am p0
768 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 3 ] − t ag hp s s d r am p0
769 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 3 ] − t ag hp s s d r am p0
770 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 4 ] − t ag hp s s d r am p0
771 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 h p s d q s n [ 4 ] − t ag hp s s d r am p0
772 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITHOUT CALIBRATION” − to
d d r 3 h p s c l k p − t ag hp s s d r am p0
773 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITHOUT CALIBRATION” − to
d d r 3 h p s c l k n − t ag hp s s d r am p0
774 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 0 ]
− t ag hp s s d r am p0
146
775 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 1 0 ]
− t ag hp s s d r am p0
776 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 1 1 ]
− t ag hp s s d r am p0
777 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 1 2 ]
− t ag hp s s d r am p0
778 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 1 3 ]
− t ag hp s s d r am p0
779 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 1 4 ]
− t ag hp s s d r am p0
780 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 1 ]
− t ag hp s s d r am p0
781 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 2 ]
− t ag hp s s d r am p0
782 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 3 ]
− t ag hp s s d r am p0
783 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 4 ]
− t ag hp s s d r am p0
784 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 5 ]
− t ag hp s s d r am p0
785 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 6 ]
− t ag hp s s d r am p0
786 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 7 ]
− t ag hp s s d r am p0
787 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 8 ]
− t ag hp s s d r am p0
788 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s a [ 9 ]
− t ag hp s s d r am p0
789 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 hp s b a [ 0 ]
− t ag hp s s d r am p0
790 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 hp s b a [ 1 ]
− t ag hp s s d r am p0
791 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 hp s b a [ 2 ]
− t ag hp s s d r am p0
792 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s c a s n
− t ag hp s s d r am p0
793 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 hp s c k e − t ag
hp s s d r am p0
794 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s c s n − t ag
hp s s d r am p0
795 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s o d t − t ag
hp s s d r am p0
796 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s r a s n
− t ag hp s s d r am p0
797 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to dd r3 hps wen − t ag
hp s s d r am p0
798 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 h p s r e s e t n
− t ag hp s s d r am p0
799 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
ddr3 hps dm [ 0 ] − t ag hp s s d r am p0
800 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
ddr3 hps dm [ 1 ] − t ag hp s s d r am p0
801 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
ddr3 hps dm [ 2 ] − t ag hp s s d r am p0
802 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
ddr3 hps dm [ 3 ] − t ag hp s s d r am p0
803 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
ddr3 hps dm [ 4 ] − t ag hp s s d r am p0
804 s e t i n s t a n c e a s s i g nm e n t −name ENABLE BENEFICIAL SKEW OPTIMIZATION FOR NON GLOBAL CLOCKS ON
− to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t − t ag hp s s d r am p0
805 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION DIFFERENTIAL − to h sma rx d p
806 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION DIFFERENTIAL − to h sma c l k i n p 2
807 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”OCT 100 OHMS” − to c l k 1 48 p
808 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”OCT 100 OHMS” − to p c i e r e f c l k p
809 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”OCT 100 OHMS” − to r e f c l k q l 2 p
810 s e t l o c a t i o n a s s i g nm e n t PIN AA16 − to c l k 25m fpga
811 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 5 V” − to c l k 25m fpga
812 s e t l o c a t i o n a s s i g nm e n t PIN AJ2 − to h sma c l k ou t p 1
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813 s e t l o c a t i o n a s s i g nm e n t PIN AC12 − to h sma c l k ou t n 1
814 s e t l o c a t i o n a s s i g nm e n t PIN AG2 − to h sma c l k i n p 1
815 s e t l o c a t i o n a s s i g nm e n t PIN AH3 − to h sma c l k i n n 1
816
817 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
818 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
819 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
820 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
821 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 5 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
822 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
823 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 6 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
824 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 7 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
825 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 8 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
826 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 9 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
827 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 1 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
828 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 1 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
829 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 1 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
830 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 1 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
831 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a a [ 1 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
832 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a b a [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
833 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a b a [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
834 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a b a [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
835 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r3 fpga dm [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
836 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r3 fpga dm [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
837 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r3 fpga dm [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
838 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to dd r3 fpga dm [ 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
839 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 3 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
840 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
841 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
842 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
843 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
844 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
845 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 5 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
846 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 6 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
847 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 7 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
848 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 8 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
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849 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 9 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
850 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
851 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
852 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
853 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
854 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
855 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 5 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
856 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 6 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
857 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 7 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
858 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 8 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
859 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 1 9 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
860 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
861 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
862 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
863 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
864 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
865 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 5 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
866 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 6 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
867 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 7 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
868 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 8 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
869 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 2 9 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
870 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”SSTL−15 CLASS I ” − to d d r 3 f p g a dq [ 3 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
871 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s n [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
872 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s n [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
873 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s n [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
874 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s n [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
875 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s p [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
876 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s p [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
877 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s p [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
878 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”DIFFERENTIAL 1.5−V SSTL CLASS I ” − to
d d r 3 f p g a d q s p [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
879 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD LVDS − to p c i e r e f c l k n
880 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s r x d [ 0 ]
881 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s r x d [ 1 ]
882 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s r x d [ 2 ]
883 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s r x d [ 3 ]
884 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s t x d [ 3 ]
885 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s t x d [ 0 ]
886 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s t x d [ 1 ]
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887 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to e n e t h p s t x d [ 2 ]
888 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to h sma tx p [ 3 ]
889 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to h sma tx p [ 2 ]
890 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to h sma tx p [ 1 ]
891 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to h sma tx p [ 0 ]
892 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to h sma tx n [ 3 ]
893 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to h sma tx n [ 2 ]
894 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to h sma tx n [ 1 ]
895 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1.5−V PCML” − to h sma tx n [ 0 ]
896 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”2 . 5 V” − to hsma sda
897 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to q s p i i o [ 0 ]
898 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to q s p i i o [ 1 ]
899 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to q s p i i o [ 2 ]
900 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to q s p i i o [ 3 ]
901 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s d d a t [ 0 ]
902 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s d d a t [ 1 ]
903 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s d d a t [ 2 ]
904 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to s d d a t [ 3 ]
905 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 8 V” − to u s e r p b h p s [ 0 ]
906 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 8 V” − to u s e r p b h p s [ 1 ]
907 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 8 V” − to u s e r d i p sw hp s [ 0 ]
908 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 8 V” − to u s e r d i p sw hp s [ 1 ]
909 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 8 V” − to u s e r d i p sw hp s [ 2 ]
910 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 8 V” − to u s e r d i p sw hp s [ 3 ]
911 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 8 V” − to u s e r p b h p s [ 2 ]
912 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”1 . 8 V” − to u s e r p b h p s [ 3 ]
913 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to usb wrn
914 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b s d a
915 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b s c l
916 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b r e s e t n
917 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b r dn
918 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u sb oen
919 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to u s b f u l l
920 s e t i n s t a n c e a s s i g nm e n t −name IO STANDARD ”3.3−V LVCMOS” − to usb empty
921 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
922 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
923 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
924 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
925 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
926 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
927 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
928 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
929 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 4 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
930 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 4 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
931 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 5 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
932 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 5 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
933 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 6 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
934 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 6 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
935 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 7 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
936 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 7 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
937 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 8 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
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938 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 8 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
939 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 9 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
940 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 9 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
941 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
942 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
943 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
944 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
945 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
946 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
947 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
948 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
949 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 4 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
950 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 4 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
951 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 5 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
952 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 5 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
953 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 6 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
954 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 6 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
955 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 7 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
956 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 7 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
957 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 8 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
958 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 8 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
959 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 9 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
960 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 1 9 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
961 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
962 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
963 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
964 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
965 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
966 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
967 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
968 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
969 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 4 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
970 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 4 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
971 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 5 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
151
972 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 5 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
973 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 6 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
974 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 6 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
975 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 7 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
976 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 7 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
977 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 8 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
978 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 8 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
979 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 9 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
980 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 2 9 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
981 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 3 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
982 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 3 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
983 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 3 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
984 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a dq [ 3 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
985 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s p [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
986 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s p [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
987 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s p [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
988 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s p [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
989 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s p [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
990 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s p [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
991 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s p [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
992 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s p [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
993 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s n [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
994 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s n [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
995 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s n [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
996 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s n [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
997 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s n [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
998 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s n [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
999 s e t i n s t a n c e a s s i g nm e n t −name INPUT TERMINATION ”PARALLEL 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s n [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1000 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
d d r 3 f p g a d q s n [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1001 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITHOUT CALIBRATION” − to
d d r 3 f p g a c l k p − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1002 s e t i n s t a n c e a s s i g nm e n t −name D5 DELAY 2 − to d d r 3 f p g a c l k p − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1003 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITHOUT CALIBRATION” − to
d d r 3 f p g a c l k n − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1004 s e t i n s t a n c e a s s i g nm e n t −name D5 DELAY 2 − to d d r 3 f p g a c l k n − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1005 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 0 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
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1006 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 1 0 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1007 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 1 1 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1008 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 1 2 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1009 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 1 3 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1010 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 1 4 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1011 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 1 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1012 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 2 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1013 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 3 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1014 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 4 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1015 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 5 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1016 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 6 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1017 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 7 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1018 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 8 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1019 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a a [ 9 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1020 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a b a [ 0 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1021 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a b a [ 1 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1022 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a b a [ 2 ]
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1023 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a c a s n
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1024 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a c k e
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1025 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a c s n
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1026 s e t i n s t a n c e a s s i g nm e n t −name CURRENT STRENGTH NEW ”MAXIMUM CURRENT” − to d d r 3 f p g a o d t
− t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1027 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r3 fpga dm [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1028 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r3 fpga dm [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1029 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r3 fpga dm [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1030 s e t i n s t a n c e a s s i g nm e n t −name OUTPUT TERMINATION ”SERIES 50 OHM WITH CALIBRATION” − to
dd r3 fpga dm [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1031 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1032 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1033 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1034 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1035 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1036 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 5 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1037 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 6 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1038 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 7 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1039 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 8 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
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1040 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 9 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1041 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1042 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1043 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1044 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1045 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1046 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 5 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1047 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 6 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1048 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 7 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1049 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 8 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1050 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 1 9 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1051 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1052 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1053 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1054 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1055 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1056 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 5 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1057 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 6 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1058 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 7 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1059 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 8 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1060 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 2 9 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1061 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 3 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1062 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a dq [ 3 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1063 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r3 fpga dm [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1064 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r3 fpga dm [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1065 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r3 fpga dm [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1066 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r3 fpga dm [ 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1067 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a d q s p [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1068 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a d q s p [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1069 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a d q s p [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1070 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a d q s p [ 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1071 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a d q s n [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1072 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a d q s n [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1073 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a d q s n [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
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1074 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a d q s n [ 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1075 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1076 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 1 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1077 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 1 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1078 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 1 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1079 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 1 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1080 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 1 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1081 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1082 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1083 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 3 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1084 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 4 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1085 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 5 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1086 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 6 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1087 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 7 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1088 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 8 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1089 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a a [ 9 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1090 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a b a [ 0 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1091 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a b a [ 1 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1092 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a b a [ 2 ] − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1093 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a c a s n − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1094 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a c k e − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1095 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a c s n − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1096 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a o d t − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1097 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a c l k p − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1098 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 f p g a c l k n − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1099 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL ”DUAL−REGIONAL CLOCK” − to u0 | mem i f dd r3 f pga |
p l l 0 | p l l a v l c l k − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1100 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL ”DUAL−REGIONAL CLOCK” − to u0 | mem i f dd r3 f pga |
p l l 0 | p l l c o n f i g c l k − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1101 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy | u r e s e t |
p h y r e s e t m em s t a b l e n − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1102 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy | u r e s e t |
p h y r e s e t n − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1103 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | s0 |
s e q u e n c e r rw mg r i n s t | rw mg r i n s t | rw mg r c o r e i n s t | r w s o f t r e s e t n − t ag
o r i o n s y s t em mem i f d d r 3 f p g a p 0
1104 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u i o p a d s | dq dd io [ 0 ] . r e a d c a p t u r e c l k b u f f e r − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1105 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u r e a d d a t a p a t h | r e s e t n f i f o w r i t e s i d e [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1106 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u r e a d d a t a p a t h | r e s e t n f i f o w r a d d r e s s [ 0 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
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1107 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u i o p a d s | dq dd io [ 1 ] . r e a d c a p t u r e c l k b u f f e r − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1108 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u r e a d d a t a p a t h | r e s e t n f i f o w r i t e s i d e [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1109 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u r e a d d a t a p a t h | r e s e t n f i f o w r a d d r e s s [ 1 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1110 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u i o p a d s | dq dd io [ 2 ] . r e a d c a p t u r e c l k b u f f e r − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1111 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u r e a d d a t a p a t h | r e s e t n f i f o w r i t e s i d e [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1112 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u r e a d d a t a p a t h | r e s e t n f i f o w r a d d r e s s [ 2 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1113 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u i o p a d s | dq dd io [ 3 ] . r e a d c a p t u r e c l k b u f f e r − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1114 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u r e a d d a t a p a t h | r e s e t n f i f o w r i t e s i d e [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1115 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | mem i f dd r3 f pga | p0 | umemphy |
u r e a d d a t a p a t h | r e s e t n f i f o w r a d d r e s s [ 3 ] − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1116 s e t i n s t a n c e a s s i g nm e n t −name ENABLE BENEFICIAL SKEW OPTIMIZATION FOR NON GLOBAL CLOCKS ON
− to u0 | mem i f dd r3 f pga − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1117 s e t i n s t a n c e a s s i g nm e n t −name PLL COMPENSATION MODE DIRECT − to u0 | mem i f dd r3 f pga | p l l 0 |
f b o u t − t ag o r i o n s y s t em mem i f d d r 3 f p g a p 0
1118 s e t i n s t a n c e a s s i g nm e n t −name D5 DELAY 2 − to d d r 3 h p s c l k p − t ag hp s s d r am p0
1119 s e t i n s t a n c e a s s i g nm e n t −name D5 DELAY 2 − to d d r 3 h p s c l k n − t ag hp s s d r am p0
1120 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 0 ] − t ag
hp s s d r am p0
1121 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 ] − t ag
hp s s d r am p0
1122 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 ] − t ag
hp s s d r am p0
1123 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 ] − t ag
hp s s d r am p0
1124 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 4 ] − t ag
hp s s d r am p0
1125 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 5 ] − t ag
hp s s d r am p0
1126 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 6 ] − t ag
hp s s d r am p0
1127 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 7 ] − t ag
hp s s d r am p0
1128 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 8 ] − t ag
hp s s d r am p0
1129 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 9 ] − t ag
hp s s d r am p0
1130 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 0 ] − t ag
hp s s d r am p0
1131 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 1 ] − t ag
hp s s d r am p0
1132 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 2 ] − t ag
hp s s d r am p0
1133 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 3 ] − t ag
hp s s d r am p0
1134 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 4 ] − t ag
hp s s d r am p0
1135 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 5 ] − t ag
hp s s d r am p0
1136 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 6 ] − t ag
hp s s d r am p0
1137 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 7 ] − t ag
hp s s d r am p0
1138 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 8 ] − t ag
hp s s d r am p0
1139 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 1 9 ] − t ag
hp s s d r am p0
1140 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 0 ] − t ag
hp s s d r am p0
1141 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 1 ] − t ag
hp s s d r am p0
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1142 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 2 ] − t ag
hp s s d r am p0
1143 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 3 ] − t ag
hp s s d r am p0
1144 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 4 ] − t ag
hp s s d r am p0
1145 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 5 ] − t ag
hp s s d r am p0
1146 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 6 ] − t ag
hp s s d r am p0
1147 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 7 ] − t ag
hp s s d r am p0
1148 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 8 ] − t ag
hp s s d r am p0
1149 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 2 9 ] − t ag
hp s s d r am p0
1150 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 0 ] − t ag
hp s s d r am p0
1151 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 1 ] − t ag
hp s s d r am p0
1152 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 2 ] − t ag
hp s s d r am p0
1153 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 3 ] − t ag
hp s s d r am p0
1154 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 4 ] − t ag
hp s s d r am p0
1155 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 5 ] − t ag
hp s s d r am p0
1156 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 6 ] − t ag
hp s s d r am p0
1157 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 7 ] − t ag
hp s s d r am p0
1158 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 8 ] − t ag
hp s s d r am p0
1159 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r 3 hp s dq [ 3 9 ] − t ag
hp s s d r am p0
1160 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to ddr3 hps dm [ 0 ] − t ag
hp s s d r am p0
1161 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to ddr3 hps dm [ 1 ] − t ag
hp s s d r am p0
1162 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to ddr3 hps dm [ 2 ] − t ag
hp s s d r am p0
1163 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to ddr3 hps dm [ 3 ] − t ag
hp s s d r am p0
1164 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to ddr3 hps dm [ 4 ] − t ag
hp s s d r am p0
1165 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s p [ 0 ] − t ag
hp s s d r am p0
1166 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s p [ 1 ] − t ag
hp s s d r am p0
1167 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s p [ 2 ] − t ag
hp s s d r am p0
1168 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s p [ 3 ] − t ag
hp s s d r am p0
1169 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s p [ 4 ] − t ag
hp s s d r am p0
1170 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s n [ 0 ] − t ag
hp s s d r am p0
1171 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s n [ 1 ] − t ag
hp s s d r am p0
1172 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s n [ 2 ] − t ag
hp s s d r am p0
1173 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s n [ 3 ] − t ag
hp s s d r am p0
1174 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s d q s n [ 4 ] − t ag
hp s s d r am p0
1175 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 0 ] − t ag
hp s s d r am p0
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1176 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 1 0 ] − t ag
hp s s d r am p0
1177 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 1 1 ] − t ag
hp s s d r am p0
1178 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 1 2 ] − t ag
hp s s d r am p0
1179 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 1 3 ] − t ag
hp s s d r am p0
1180 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 1 4 ] − t ag
hp s s d r am p0
1181 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 1 ] − t ag
hp s s d r am p0
1182 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 2 ] − t ag
hp s s d r am p0
1183 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 3 ] − t ag
hp s s d r am p0
1184 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 4 ] − t ag
hp s s d r am p0
1185 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 5 ] − t ag
hp s s d r am p0
1186 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 6 ] − t ag
hp s s d r am p0
1187 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 7 ] − t ag
hp s s d r am p0
1188 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 8 ] − t ag
hp s s d r am p0
1189 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s a [ 9 ] − t ag
hp s s d r am p0
1190 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 hp s b a [ 0 ] − t ag
hp s s d r am p0
1191 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 hp s b a [ 1 ] − t ag
hp s s d r am p0
1192 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 hp s b a [ 2 ] − t ag
hp s s d r am p0
1193 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s c a s n − t ag
hp s s d r am p0
1194 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 hp s c k e − t ag
hp s s d r am p0
1195 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s c s n − t ag
hp s s d r am p0
1196 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s o d t − t ag
hp s s d r am p0
1197 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s r a s n − t ag
hp s s d r am p0
1198 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to dd r3 hps wen − t ag
hp s s d r am p0
1199 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s r e s e t n − t ag
hp s s d r am p0
1200 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s c l k p − t ag
hp s s d r am p0
1201 s e t i n s t a n c e a s s i g nm e n t −name PACKAGE SKEW COMPENSATION OFF − to d d r 3 h p s c l k n − t ag
hp s s d r am p0
1202 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e s e t | p h y r e s e t m em s t a b l e n − t ag hp s s d r am p0
1203 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e s e t | p h y r e s e t n − t ag hp s s d r am p0
1204 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u i o p a d s | dq dd io [ 0 ] . r e a d c a p t u r e c l k b u f f e r − t ag hp s s d r am p0
1205 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r i t e s i d e [ 0 ] − t ag hp s s d r am p0
1206 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r a d d r e s s [ 0 ] − t ag hp s s d r am p0
1207 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u i o p a d s | dq dd io [ 1 ] . r e a d c a p t u r e c l k b u f f e r − t ag hp s s d r am p0
1208 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r i t e s i d e [ 1 ] − t ag hp s s d r am p0
1209 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r a d d r e s s [ 1 ] − t ag hp s s d r am p0
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1210 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u i o p a d s | dq dd io [ 2 ] . r e a d c a p t u r e c l k b u f f e r − t ag hp s s d r am p0
1211 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r i t e s i d e [ 2 ] − t ag hp s s d r am p0
1212 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r a d d r e s s [ 2 ] − t ag hp s s d r am p0
1213 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u i o p a d s | dq dd io [ 3 ] . r e a d c a p t u r e c l k b u f f e r − t ag hp s s d r am p0
1214 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r i t e s i d e [ 3 ] − t ag hp s s d r am p0
1215 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r a d d r e s s [ 3 ] − t ag hp s s d r am p0
1216 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u i o p a d s | dq dd io [ 4 ] . r e a d c a p t u r e c l k b u f f e r − t ag hp s s d r am p0
1217 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r i t e s i d e [ 4 ] − t ag hp s s d r am p0
1218 s e t i n s t a n c e a s s i g nm e n t −name GLOBAL SIGNAL OFF − to u0 | hps 0 | h p s i o | bo r d e r | h p s s d r am i n s t |
p0 | umemphy | u r e a d d a t a p a t h | r e s e t n f i f o w r a d d r e s s [ 4 ] − t ag hp s s d r am p0
1219 s e t i n s t a n c e a s s i g nm e n t −name PLL COMPENSATION MODE DIRECT − to u0 | hps 0 | h p s i o | bo r d e r |
h p s s d r am i n s t | p l l 0 | f b o u t − t ag hp s s d r am p0
1220 s e t l o c a t i o n a s s i g nm e n t PIN W16 − to d d r 3 f p g a d q s n [ 0 ]
1221 s e t l o c a t i o n a s s i g nm e n t PIN W17 − to d d r 3 f p g a d q s n [ 1 ]
1222 s e t l o c a t i o n a s s i g nm e n t PIN AA18 − to d d r 3 f p g a d q s n [ 2 ]
1223 s e t l o c a t i o n a s s i g nm e n t PIN AD19 − to d d r 3 f p g a d q s n [ 3 ]
1224 s e t l o c a t i o n a s s i g nm e n t PIN V16 − to d d r 3 f p g a d q s p [ 0 ]
1225 s e t l o c a t i o n a s s i g nm e n t PIN V17 − to d d r 3 f p g a d q s p [ 1 ]
1226 s e t l o c a t i o n a s s i g nm e n t PIN Y17 − to d d r 3 f p g a d q s p [ 2 ]
1227 s e t l o c a t i o n a s s i g nm e n t PIN AC20 − to d d r 3 f p g a d q s p [ 3 ]
1228 s e t l o c a t i o n a s s i g nm e n t PIN H3 − to h sma tx p [ 3 ]
1229 s e t l o c a t i o n a s s i g nm e n t PIN K3 − to h sma tx p [ 2 ]
1230 s e t l o c a t i o n a s s i g nm e n t PIN M3 − to h sma tx p [ 1 ]
1231 s e t l o c a t i o n a s s i g nm e n t PIN P3 − to h sma tx p [ 0 ]
1232 s e t l o c a t i o n a s s i g nm e n t PIN H4 − to h sma tx n [ 3 ]
1233 s e t l o c a t i o n a s s i g nm e n t PIN K4 − to h sma tx n [ 2 ]
1234 s e t l o c a t i o n a s s i g nm e n t PIN M4 − to h sma tx n [ 1 ]
1235 s e t l o c a t i o n a s s i g nm e n t PIN P4 − to h sma tx n [ 0 ]
1236 s e t g l o b a l a s s i g nm e n t −name PHYSICAL SYNTHESIS COMBO LOGIC ON
1237 s e t g l o b a l a s s i g nm e n t −name PHYSICAL SYNTHESIS REGISTER RETIMING ON
1238 s e t g l o b a l a s s i g nm e n t −name PHYSICAL SYNTHESIS ASYNCHRONOUS SIGNAL PIPELINING ON
1239 s e t g l o b a l a s s i g nm e n t −name PHYSICAL SYNTHESIS REGISTER DUPLICATION ON
1240 s e t g l o b a l a s s i g nm e n t −name PHYSICAL SYNTHESIS COMBO LOGIC FOR AREA ON
1241 s e t g l o b a l a s s i g nm e n t −name PHYSICAL SYNTHESIS EFFORT EXTRA
1242 s e t g l o b a l a s s i g nm e n t −name OPTIMIZE HOLD TIMING ”ALL PATHS”
1243 s e t g l o b a l a s s i g nm e n t −name OPTIMIZE POWER DURING FITTING OFF
1244 s e t g l o b a l a s s i g nm e n t −name FITTER EFFORT ”STANDARD FIT ”
1245 s e t g l o b a l a s s i g nm e n t −name ROUTER TIMING OPTIMIZATION LEVEL MAXIMUM
1246 s e t g l o b a l a s s i g nm e n t −name ROUTER CLOCKING TOPOLOGY ANALYSIS ON
1247 s e t g l o b a l a s s i g nm e n t −name AUTO PACKED REGISTERS STRATIXII NORMAL
1248 s e t g l o b a l a s s i g nm e n t −name ROUTER LCELL INSERTION AND LOGIC DUPLICATION ON
1249 s e t i n s t a n c e a s s i g nm e n t −name PLL AUTO RESET OFF − to ” * q s y s p l l 0 * |
a l t e r a p l l : a l t e r a p l l i * | *”
1250 s e t i n s t a n c e a s s i g nm e n t −name PLL BANDWIDTH PRESET AUTO − to ” * q s y s p l l 0 * |
a l t e r a p l l : a l t e r a p l l i * | *”
1251 s e t i n s t a n c e a s s i g nm e n t −name PLL COMPENSATION MODE NORMAL − to ” * q s y s p l l 0 * |
a l t e r a p l l : a l t e r a p l l i * | *”
1252 s e t g l o b a l a s s i g nm e n t −name SEED 100
1253 s e t g l o b a l a s s i g nm e n t −name SDC FILE t i m i n g . b a s e . s d c
1254 s e t g l o b a l a s s i g nm e n t −name VERILOG FILE o r i o n t o p . v
1255 s e t g l o b a l a s s i g nm e n t −name QIP FILE o r i o n s y s t em / s y n t h e s i s / o r i o n s y s t em . q i p
1256 s e t g l o b a l a s s i g nm e n t −name VERILOG FILE i p / debounce / debounce . v
1257 s e t g l o b a l a s s i g nm e n t −name QIP FILE c l k c n t r l . q i p
1258 s e t i n s t a n c e a s s i g nm e n t −name PARTITION HIERARCHY r o o t p a r t i t i o n − to | − s e c t i o n i d Top
Listing 16.6: Quartus II Settings File (orion system.qsf)
16.3.8 Demo IP Top Verilog File (test ip top.v)
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1 /*
2 C h r i s t o p h e r Yarp
3
4 Th i s f i l e was c r e a t e d based on t h e A l t e r a cu s t om mas t e r t emp l a t e .
5 Th i s f i l e s u p p o r t s m u l t i p l e p o r t s and c onn e c t s t o t h e DSP l o g i c
6 d i r e c t l y w i t h ou t r e q u i r e i n g an e x p o r t from qsys and a t t a c hmen t
7 i n Qua r t u s .
8 * /
9
10 module t e s t i p t o p (
11 c lk ,
12 r e s e t ,
13
14 / / ==================BEGIN WRITE MASTER====================
15 / / mas t e r i n p u t s and o u t p u t s
16 m a s t e r w r i t e a d d r e s s ,
17 / / ma s t e r w r i t e r e a d ,
18 m a s t e r w r i t e w r i t e ,
19 m a s t e r w r i t e b y t e e n a b l e ,
20 / / ma s t e r w r i t e r e a d d a t a ,
21 / / ma s t e r w r i t e r e a d d a t a v a l i d ,
22 m a s t e r w r i t e w r i t e d a t a ,
23 m a s t e r w r i t e b u r s t c o u n t ,
24 m a s t e r w r i t e w a i t r e q u e s t ,
25 / / ==================END WRITE MASTER======================
26
27 / / ==================BEGIN READ MASTER=====================
28 / / mas t e r i n p u t s and o u t p u t s
29 m a s t e r r e a d a d d r e s s ,
30 m a s t e r r e a d r e a d ,
31 / / ma s t e r r e a d w r i t e ,
32 m a s t e r r e a d b y t e e n a b l e ,
33 m a s t e r r e a d r e a d d a t a ,
34 m a s t e r r e a d r e a d d a t a v a l i d ,
35 / / ma s t e r r e a d w r i t e d a t a ,
36 m a s t e r r e a d b u r s t c o u n t ,
37 m a s t e r r e a d w a i t r e q u e s t ,
38 / / ==================END READ MASTER=======================
39
40 / / ==================BEGIN SLAVE===========================
41 / / s i g n a l s t o conne c t t o an Avalon−MM s l a v e i n t e r f a c e
42 s l a v e a d d r e s s ,
43 s l a v e r e a d ,
44 s l a v e w r i t e ,
45 s l a v e r e a d d a t a ,
46 s l a v e w r i t e d a t a ,
47 s l a v e b y t e e n a b l e ,
48
49 / / i n t e r r u p t s i g n a l s
50 s l a v e i r q
51 / / ==================END SLAVE=============================
52 ) ;
53
54 p a r ame t e r DATA WIDTH = 32 ;
55 p a r ame t e r ADDRESS WIDTH = 32 ;
56
57 / / ==================BEGIN WRITE MASTER PARMS==============
58 p a r ame t e r MASTER WRITE MEMORY BASED FIFO = 1 ; / / 0 f o r LE /ALUT FIFOs , 1 f o r
memory FIFOs ( h i g h l y recommend 1)
59 p a r ame t e r MASTER WRITE FIFO DEPTH = 32 ;
60 p a r ame t e r MASTER WRITE FIFO DEPTH LOG2 = 5 ;
61 p a r ame t e r MASTER WRITE BURST CAPABLE = 0 ; / / 1 t o e n ab l e bu r s t , 0 t o d i s a b l e
i t
62 p a r ame t e r MASTER WRITE MAXIMUM BURST COUNT = 2 ;
63 p a r ame t e r MASTER WRITE BURST COUNT WIDTH = 2 ;
64 / / ==================END WRITE MASTER PARMS================
65
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66 / / ==================BEGIN READ MASTER PARMS===============
67 p a r ame t e r MASTER READ MEMORY BASED FIFO = 1 ; / / 0 f o r LE /ALUT FIFOs , 1 f o r
memory FIFOs ( h i g h l y recommend 1)
68 p a r ame t e r MASTER READ FIFO DEPTH = 32 ;
69 p a r ame t e r MASTER READ FIFO DEPTH LOG2 = 5 ;
70 p a r ame t e r MASTER READ BURST CAPABLE = 0 ; / / 1 t o e n ab l e bu r s t , 0 t o d i s a b l e
i t
71 p a r ame t e r MASTER READ MAXIMUM BURST COUNT = 2 ;
72 p a r ame t e r MASTER READ BURST COUNT WIDTH = 2 ;
73 / / ==================END READ MASTER PARMS=================
74
75 / / ==================BEGIN SLAVE PARMS=====================
76 p a r ame t e r ENABLE SYNC SIGNALS = 0 ; / / on ly used by t h e component . t c l f i l e , 1 t o expose
u s e r c h i p s e l e c t / wr i t e / read , 0 t o s t u b them
77 p a r ame t e r IRQ EN = 0 ; / / 0 = Enab le i n t e r r u p t , 1 = Di s a b l e i n t e r r u p t
78 / / ==================END SLAVE PARMS=======================
79
80 i n p u t c l k ;
81 i n p u t r e s e t ;
82
83 / / ==================BEGIN WRITE MASTER WIRES==============
84 / / c o n t r o l i n p u t s and o u t p u t s
85 w i r e m a s t e r w r i t e c o n t r o l f i x e d l o c a t i o n ;
86 / / wire [ADDRESS WIDTH−1 :0 ] m a s t e r w r i t e c o n t r o l r e a d b a s e ; / / f o r r e ad mas t e r
87 / / wire [ADDRESS WIDTH−1 :0 ] m a s t e r w r i t e c o n t r o l r e a d l e n g t h ; / / f o r r e ad mas t e r
88 w i r e [ADDRESS WIDTH−1 :0 ] m a s t e r w r i t e c o n t r o l w r i t e b a s e ; / / f o r w r i t e mas t e r
89 w i r e [ADDRESS WIDTH−1 :0 ] m a s t e r w r i t e c o n t r o l w r i t e l e n g t h ; / / f o r w r i t e mas t e r
90 w i r e m a s t e r w r i t e c o n t r o l g o ;
91 /* ou t * / wire m a s t e r w r i t e c o n t r o l d o n e ;
92 / / /* ou t * / wire m a s t e r w r i t e c o n t r o l e a r l y d o n e ; / / f o r r e ad mas t e r
93
94 / / u s e r l o g i c i n p u t s and o u t p u t s
95 / / wire m a s t e r w r i t e u s e r r e a d b u f f e r ; / / f o r r e ad mas t e r
96 w i r e m a s t e r w r i t e u s e r w r i t e b u f f e r ; / / f o r w r i t e mas t e r
97 w i r e [DATA WIDTH−1 :0 ] m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a ; / / f o r w r i t e mas t e r
98 / / /* ou t * / wire [DATA WIDTH−1 :0 ] m a s t e r w r i t e u s e r b u f f e r o u t p u t d a t a ; / / f o r r e ad mas t e r
99 / / /* ou t * / wire m a s t e r w r i t e u s e r d a t a a v a i l a b l e ; / / f o r r e ad mas t e r
100 /* ou t * / wire m a s t e r w r i t e u s e r b u f f e r f u l l ; / / f o r w r i t e mas t e r
101
102 / / mas t e r i n p u t s and o u t p u t s
103 o u t p u t w i r e [ADDRESS WIDTH−1 :0 ] m a s t e r w r i t e a d d r e s s ;
104 / / ou t p u t w i r e m a s t e r w r i t e r e a d ; / / f o r r e ad mas t e r
105 o u t p u t w i r e m a s t e r w r i t e w r i t e ; / / f o r w r i t e mas t e r
106 o u t p u t w i r e [ (DATA WIDTH / 8 ) −1:0] m a s t e r w r i t e b y t e e n a b l e ;
107 / / i n p u t [DATA WIDTH−1 :0 ] m a s t e r w r i t e r e a d d a t a ; / / f o r r e ad mas t e r
108 / / i n p u t m a s t e r w r i t e r e a d d a t a v a l i d ; / / f o r r e ad mas t e r
109 o u t p u t w i r e [DATA WIDTH−1 :0 ] m a s t e r w r i t e w r i t e d a t a ; / / f o r w r i t e mas t e r
110 o u t p u t w i r e [MASTER WRITE BURST COUNT WIDTH−1 :0 ] m a s t e r w r i t e b u r s t c o u n t ; / / f o r
b u r s t i n g r e ad and w r i t e ma s t e r s
111 i n p u t m a s t e r w r i t e w a i t r e q u e s t ;
112 / / ==================END WRITE MASTER WIRES================
113
114 / / ==================BEGIN READ MASTER WIRES===============
115 / / c o n t r o l i n p u t s and o u t p u t s
116 w i r e m a s t e r r e a d c o n t r o l f i x e d l o c a t i o n ;
117 w i r e [ADDRESS WIDTH−1 :0 ] m a s t e r r e a d c o n t r o l r e a d b a s e ; / / f o r r e ad mas t e r
118 w i r e [ADDRESS WIDTH−1 :0 ] m a s t e r r e a d c o n t r o l r e a d l e n g t h ; / / f o r r e ad mas t e r
119 / / wire [ADDRESS WIDTH−1 :0 ] m a s t e r r e a d c o n t r o l w r i t e b a s e ; / / f o r w r i t e mas t e r
120 / / wire [ADDRESS WIDTH−1 :0 ] m a s t e r r e a d c o n t r o l w r i t e l e n g t h ; / / f o r w r i t e mas t e r
121 w i r e m a s t e r r e a d c o n t r o l g o ;
122 /* ou t * / wire m a s t e r r e a d c o n t r o l d o n e ;
123 /* ou t * / wire m a s t e r r e a d c o n t r o l e a r l y d o n e ; / / f o r r e ad mas t e r
124
125 / / u s e r l o g i c i n p u t s and o u t p u t s
126 w i r e m a s t e r r e a d u s e r r e a d b u f f e r ; / / f o r r e ad mas t e r
127 / / wire m a s t e r r e a d u s e r w r i t e b u f f e r ; / / f o r w r i t e mas t e r
128 / / wire [DATA WIDTH−1 :0 ] m a s t e r r e a d u s e r b u f f e r i n p u t d a t a ; / / f o r w r i t e mas t e r
129 /* ou t * / wire [DATA WIDTH−1 :0 ] m a s t e r r e a d u s e r b u f f e r o u t p u t d a t a ; / / f o r r e ad mas t e r
161
130 /* ou t * / wire m a s t e r r e a d u s e r d a t a a v a i l a b l e ; / / f o r r e ad mas t e r
131 / / /* ou t * / wire m a s t e r r e a d u s e r b u f f e r f u l l ; / / f o r w r i t e mas t e r
132
133 / / mas t e r i n p u t s and o u t p u t s
134 o u t p u t w i r e [ADDRESS WIDTH−1 :0 ] m a s t e r r e a d a d d r e s s ;
135 o u t p u t w i r e m a s t e r r e a d r e a d ; / / f o r r e ad mas t e r
136 / / ou t p u t w i r e m a s t e r r e a d w r i t e ; / / f o r w r i t e mas t e r
137 o u t p u t w i r e [ (DATA WIDTH / 8 ) −1:0] m a s t e r r e a d b y t e e n a b l e ;
138 i n p u t [DATA WIDTH−1 :0 ] m a s t e r r e a d r e a d d a t a ; / / f o r r e ad mas t e r
139 i n p u t m a s t e r r e a d r e a d d a t a v a l i d ; / / f o r r e ad mas t e r
140 / / ou t p u t w i r e [DATA WIDTH−1 :0 ] m a s t e r r e a d w r i t e d a t a ; / / f o r w r i t e mas t e r
141 o u t p u t w i r e [MASTER READ BURST COUNT WIDTH−1 :0 ] m a s t e r r e a d b u r s t c o u n t ; / / f o r b u r s t i n g
r e ad and w r i t e ma s t e r s
142 i n p u t m a s t e r r e a d w a i t r e q u e s t ;
143 / / ==================END READ MASTER WIRES=================
144
145 / / ==================BEGIN SLAVE WIRES=====================
146 i n p u t [ 8 : 0 ] s l a v e a d d r e s s ;
147 i n p u t s l a v e r e a d ;
148 i n p u t s l a v e w r i t e ;
149 o u t p u t w i r e [DATA WIDTH−1 :0 ] s l a v e r e a d d a t a ;
150 i n p u t [DATA WIDTH−1 :0 ] s l a v e w r i t e d a t a ;
151 i n p u t [ (DATA WIDTH / 8 ) −1:0] s l a v e b y t e e n a b l e ;
152 o u t p u t w i r e s l a v e i r q ;
153
154
155 / / u s e r i n t e r f a c e
156 /* ou t p u t * / wire [DATA WIDTH−1 :0 ] u s e r d a t a o u t 0 ;
157 /* ou t p u t * / wire [DATA WIDTH−1 :0 ] u s e r d a t a o u t 1 ;
158 /* ou t p u t * / wire [DATA WIDTH−1 :0 ] u s e r d a t a o u t 2 ;
159 /* ou t p u t * / wire [DATA WIDTH−1 :0 ] u s e r d a t a o u t 3 ;
160 /* ou t p u t * / wire [DATA WIDTH−1 :0 ] u s e r d a t a o u t 4 ;
161 /* ou t p u t * / wire [DATA WIDTH−1 :0 ] u s e r d a t a o u t 5 ;
162 w i r e [DATA WIDTH−1 :0 ] u s e r d a t a i n 0 ;
163 w i r e [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 ;
164 w i r e [DATA WIDTH−1 :0 ] u s e r d a t a i n 2 ;
165 w i r e [DATA WIDTH−1 :0 ] u s e r d a t a i n 3 ;
166 w i r e [DATA WIDTH−1 :0 ] u s e r d a t a i n 4 ;
167 w i r e [DATA WIDTH−1 :0 ] u s e r d a t a i n 5 ;
168 /* ou t p u t * / wire [ 1 5 : 0 ] u s e r c h i p s e l e c t ;
169 /* ou t p u t * / wire [ (DATA WIDTH / 8 ) −1:0] u s e r b y t e e n a b l e ;
170 /* ou t p u t * / wire u s e r w r i t e ;
171 /* ou t p u t * / wire u s e r r e a d ;
172
173 / / ==================BEGIN WRITE MASTER MODULE==============
174 c u s t om mas t e r w r i t e m a s t e r (
175 . c l k ( c l k ) ,
176 . r e s e t ( r e s e t ) ,
177
178 / / c o n t r o l i n p u t s and o u t p u t s
179 . c o n t r o l f i x e d l o c a t i o n ( m a s t e r w r i t e c o n t r o l f i x e d l o c a t i o n ) ,
180 . c o n t r o l r e a d b a s e ( ) ,
181 . c o n t r o l r e a d l e n g t h ( ) ,
182 . c o n t r o l w r i t e b a s e ( m a s t e r w r i t e c o n t r o l w r i t e b a s e ) ,
183 . c o n t r o l w r i t e l e n g t h ( m a s t e r w r i t e c o n t r o l w r i t e l e n g t h ) ,
184 . c o n t r o l g o ( m a s t e r w r i t e c o n t r o l g o ) ,
185 . c o n t r o l d o n e ( m a s t e r w r i t e c o n t r o l d o n e ) ,
186 . c o n t r o l e a r l y d o n e ( ) ,
187
188 / / u s e r l o g i c i n p u t s and o u t p u t s
189 . u s e r r e a d b u f f e r ( ) ,
190 . u s e r w r i t e b u f f e r ( m a s t e r w r i t e u s e r w r i t e b u f f e r ) ,
191 . u s e r b u f f e r i n p u t d a t a ( m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a ) ,
192 . u s e r b u f f e r o u t p u t d a t a ( ) ,
193 . u s e r d a t a a v a i l a b l e ( ) ,
194 . u s e r b u f f e r f u l l ( m a s t e r w r i t e u s e r b u f f e r f u l l ) ,
195
196 / / mas t e r i n p u t s and o u t p u t s
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197 . m a s t e r a d d r e s s ( m a s t e r w r i t e a d d r e s s ) ,
198 . m a s t e r r e a d ( ) ,
199 . m a s t e r w r i t e ( m a s t e r w r i t e w r i t e ) ,
200 . m a s t e r b y t e e n a b l e ( m a s t e r w r i t e b y t e e n a b l e ) ,
201 . m a s t e r r e a d d a t a ( ) ,
202 . m a s t e r r e a d d a t a v a l i d ( ) ,
203 . m a s t e r w r i t e d a t a ( m a s t e r w r i t e w r i t e d a t a ) ,
204 . m a s t e r b u r s t c o u n t ( m a s t e r w r i t e b u r s t c o u n t ) ,
205 . m a s t e r w a i t r e q u e s t ( m a s t e r w r i t e w a i t r e q u e s t )
206 ) ;
207
208 defparam w r i t e m a s t e r .MASTER DIRECTION = 1 ; / / 0 f o r r e ad mas te r , 1 f o r
w r i t e mas t e r
209 defparam w r i t e m a s t e r .DATA WIDTH = DATA WIDTH;
210 defparam w r i t e m a s t e r .MEMORY BASED FIFO = MASTER WRITE MEMORY BASED FIFO ; / / 0
f o r LE /ALUT FIFOs , 1 f o r memory FIFOs ( h i g h l y recommend 1)
211 defparam w r i t e m a s t e r . FIFO DEPTH = MASTER WRITE FIFO DEPTH ;
212 defparam w r i t e m a s t e r . FIFO DEPTH LOG2 = MASTER WRITE FIFO DEPTH LOG2 ;
213 defparam w r i t e m a s t e r .ADDRESS WIDTH = ADDRESS WIDTH;
214 defparam w r i t e m a s t e r . BURST CAPABLE = MASTER WRITE BURST CAPABLE ; / / 1 t o
e n ab l e bu r s t , 0 t o d i s a b l e i t
215 defparam w r i t e m a s t e r .MAXIMUM BURST COUNT = MASTER WRITE MAXIMUM BURST COUNT;
216 defparam w r i t e m a s t e r .BURST COUNT WIDTH = MASTER WRITE BURST COUNT WIDTH;
217 / / ==================END WRITE MASTER MODULE==============
218
219 / / ==================BEGIN READ MASTER MODULE=============
220 c u s t om mas t e r r e a d ma s t e r (
221 . c l k ( c l k ) ,
222 . r e s e t ( r e s e t ) ,
223
224 / / c o n t r o l i n p u t s and o u t p u t s
225 . c o n t r o l f i x e d l o c a t i o n ( m a s t e r r e a d c o n t r o l f i x e d l o c a t i o n ) ,
226 . c o n t r o l r e a d b a s e ( m a s t e r r e a d c o n t r o l r e a d b a s e ) ,
227 . c o n t r o l r e a d l e n g t h ( m a s t e r r e a d c o n t r o l r e a d l e n g t h ) ,
228 . c o n t r o l w r i t e b a s e ( ) ,
229 . c o n t r o l w r i t e l e n g t h ( ) ,
230 . c o n t r o l g o ( m a s t e r r e a d c o n t r o l g o ) ,
231 . c o n t r o l d o n e ( m a s t e r r e a d c o n t r o l d o n e ) ,
232 . c o n t r o l e a r l y d o n e ( m a s t e r r e a d c o n t r o l e a r l y d o n e ) ,
233
234 / / u s e r l o g i c i n p u t s and o u t p u t s
235 . u s e r r e a d b u f f e r ( m a s t e r r e a d u s e r r e a d b u f f e r ) ,
236 . u s e r w r i t e b u f f e r ( ) ,
237 . u s e r b u f f e r i n p u t d a t a ( ) ,
238 . u s e r b u f f e r o u t p u t d a t a ( m a s t e r r e a d u s e r b u f f e r o u t p u t d a t a ) ,
239 . u s e r d a t a a v a i l a b l e ( m a s t e r r e a d u s e r d a t a a v a i l a b l e ) ,
240 . u s e r b u f f e r f u l l ( ) ,
241
242 / / mas t e r i n p u t s and o u t p u t s
243 . m a s t e r a d d r e s s ( m a s t e r r e a d a d d r e s s ) ,
244 . m a s t e r r e a d ( m a s t e r r e a d r e a d ) ,
245 . m a s t e r w r i t e ( ) ,
246 . m a s t e r b y t e e n a b l e ( m a s t e r r e a d b y t e e n a b l e ) ,
247 . m a s t e r r e a d d a t a ( m a s t e r r e a d r e a d d a t a ) ,
248 . m a s t e r r e a d d a t a v a l i d ( m a s t e r r e a d r e a d d a t a v a l i d ) ,
249 . m a s t e r w r i t e d a t a ( ) ,
250 . m a s t e r b u r s t c o u n t ( m a s t e r r e a d b u r s t c o u n t ) ,




255 defparam r e a d ma s t e r .MASTER DIRECTION = 0 ; / / 0 f o r r e ad mas te r , 1 f o r
w r i t e mas t e r
256 defparam r e a d ma s t e r .DATA WIDTH = DATA WIDTH;
257 defparam r e a d ma s t e r .MEMORY BASED FIFO = MASTER READ MEMORY BASED FIFO ; / / 0
f o r LE /ALUT FIFOs , 1 f o r memory FIFOs ( h i g h l y recommend 1)
258 defparam r e a d ma s t e r . FIFO DEPTH = MASTER READ FIFO DEPTH ;
259 defparam r e a d ma s t e r . FIFO DEPTH LOG2 = MASTER READ FIFO DEPTH LOG2 ;
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260 defparam r e a d ma s t e r .ADDRESS WIDTH = ADDRESS WIDTH;
261 defparam r e a d ma s t e r . BURST CAPABLE = MASTER READ BURST CAPABLE ; / / 1 t o
e n ab l e bu r s t , 0 t o d i s a b l e i t
262 defparam r e a d ma s t e r .MAXIMUM BURST COUNT = MASTER READ MAXIMUM BURST COUNT;
263 defparam r e a d ma s t e r . BURST COUNT WIDTH = MASTER READ BURST COUNT WIDTH;
264 / / ==================END READ MASTER MODULE===============
265
266 / / ==================BEGIN SLAVE MODULE===================
267 s l a v e t em p l a t e c s r (
268 / / s i g n a l s t o conne c t t o an Avalon c l o ck sou r c e i n t e r f a c e
269 . c l k ( c l k ) ,
270 . r e s e t ( r e s e t ) ,
271
272 / / s i g n a l s t o conne c t t o an Avalon−MM s l a v e i n t e r f a c e
273 . s l a v e a d d r e s s ( s l a v e a d d r e s s ) ,
274 . s l a v e r e a d ( s l a v e r e a d ) ,
275 . s l a v e w r i t e ( s l a v e w r i t e ) ,
276 . s l a v e r e a d d a t a ( s l a v e r e a d d a t a ) ,
277 . s l a v e w r i t e d a t a ( s l a v e w r i t e d a t a ) ,
278 . s l a v e b y t e e n a b l e ( s l a v e b y t e e n a b l e ) ,
279
280 / / i n t e r r u p t s i g n a l s
281 . s l a v e i r q ( s l a v e i r q ) ,
282
283 / / s i g n a l s t o conne c t t o custom u s e r l o g i c ( up t o 16 i n p u t and ou t p u t p a i r s )
284 . u s e r d a t a o u t 0 ( u s e r d a t a o u t 0 ) , / / a d d r e s s
285 . u s e r d a t a o u t 1 ( u s e r d a t a o u t 1 ) , / / mode
286 . u s e r d a t a o u t 2 ( u s e r d a t a o u t 2 ) , / / da t a 0
287 . u s e r d a t a o u t 3 ( u s e r d a t a o u t 3 ) , / / da t a 1
288 . u s e r d a t a o u t 4 ( u s e r d a t a o u t 4 ) , / / da t a 2
289 . u s e r d a t a o u t 5 ( u s e r d a t a o u t 5 ) , / / da t a 3
290 . u s e r d a t a o u t 6 ( ) ,
291 . u s e r d a t a o u t 7 ( ) ,
292 . u s e r d a t a o u t 8 ( ) ,
293 . u s e r d a t a o u t 9 ( ) ,
294 . u s e r d a t a o u t 1 0 ( ) ,
295 . u s e r d a t a o u t 1 1 ( ) ,
296 . u s e r d a t a o u t 1 2 ( ) ,
297 . u s e r d a t a o u t 1 3 ( ) ,
298 . u s e r d a t a o u t 1 4 ( ) ,
299 . u s e r d a t a o u t 1 5 ( ) ,
300 . u s e r d a t a i n 0 ( u s e r d a t a i n 0 ) , / / readReady
301 . u s e r d a t a i n 1 ( u s e r d a t a i n 1 ) , / / wr i t eReady
302 . u s e r d a t a i n 2 ( u s e r d a t a i n 2 ) , / / da t a 0
303 . u s e r d a t a i n 3 ( u s e r d a t a i n 3 ) , / / da t a 1
304 . u s e r d a t a i n 4 ( u s e r d a t a i n 4 ) , / / da t a 2
305 . u s e r d a t a i n 5 ( u s e r d a t a i n 5 ) , / / da t a 3
306 . u s e r d a t a i n 6 ( ) ,
307 . u s e r d a t a i n 7 ( ) ,
308 . u s e r d a t a i n 8 ( ) ,
309 . u s e r d a t a i n 9 ( ) ,
310 . u s e r d a t a i n 1 0 ( ) ,
311 . u s e r d a t a i n 1 1 ( ) ,
312 . u s e r d a t a i n 1 2 ( ) ,
313 . u s e r d a t a i n 1 3 ( ) ,
314 . u s e r d a t a i n 1 4 ( ) ,
315 . u s e r d a t a i n 1 5 ( ) ,
316
317 / / o p t i o n a l s i g n a l s so t h a t your e x t e r n a l l o g i c knows what l o c a t i o n i s be i ng a c c e s s e d
318 . u s e r c h i p s e l e c t ( u s e r c h i p s e l e c t ) ,
319 . u s e r b y t e e n a b l e ( u s e r b y t e e n a b l e ) ,
320 . u s e r w r i t e ( u s e r w r i t e ) ,
321 . u s e r r e a d ( u s e r r e a d )
322 ) ;
323 de fparam c s r .DATA WIDTH = DATA WIDTH; / / word s i z e o f each i n p u t and o u t p u t
r e g i s t e r
324 defparam c s r . ENABLE SYNC SIGNALS = ENABLE SYNC SIGNALS ; / / on ly used by t h e component .
t c l f i l e , 1 t o expose u s e r c h i p s e l e c t / wr i t e / read , 0 t o s t u b them
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325 defparam c s r .MODE 0 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
326 defparam c s r .MODE 1 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
327 defparam c s r .MODE 2 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
328 defparam c s r .MODE 3 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
329 defparam c s r .MODE 4 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
330 defparam c s r .MODE 5 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
331 defparam c s r .MODE 6 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
332 defparam c s r .MODE 7 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
333 defparam c s r .MODE 8 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
334 defparam c s r .MODE 9 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
335 defparam c s r .MODE 10 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
336 defparam c s r .MODE 11 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
337 defparam c s r .MODE 12 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
338 defparam c s r .MODE 13 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
339 defparam c s r .MODE 14 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
340 defparam c s r .MODE 15 = 4 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3
= Outpu t wi th loopback , 4 = Di s ab l e d
341 defparam c s r . IRQ EN = IRQ EN ; / / 0 = Enab le i n t e r r u p t , 1 = Di s a b l e i n t e r r u p t
342
343 / / ==================END SLAVE MODULE=====================
344 a s s i g n u s e r d a t a i n 1 [ 3 1 : 1 ] = 0 ;
345 a s s i g n u s e r d a t a i n 0 [ 3 1 : 1 ] = 0 ;
346 / / ==================BEGIN TEST IP MODULE=================
347 t e s t i p t e s t i p 1 (
348 . c l k ( c l k ) ,
349 . r e s e t ( r e s e t ) ,
350
351 / / ***Base Module Logic I /O***
352
353 / / i n p u t s
354 . a d d r e s s ( u s e r d a t a o u t 0 ) ,
355
356 . w r i t eDa t a 0 ( u s e r d a t a o u t 2 ) ,
357 . w r i t eDa t a 1 ( u s e r d a t a o u t 3 ) ,
358 . w r i t eDa t a 2 ( u s e r d a t a o u t 4 ) ,
359 . w r i t eDa t a 3 ( u s e r d a t a o u t 5 ) ,
360
361 . mode ( u s e r d a t a o u t 1 ) , / / 0 f o r read , 1 f o r w r i t e
362 . modeAccessed ( u s e r c h i p s e l e c t [1]&& u s e r r e a d ) ,
363
364 / / o u t p u t s
365 . r e adDa t a0 ( u s e r d a t a i n 2 ) ,
366 . r e adDa t a1 ( u s e r d a t a i n 3 ) ,
367 . r e adDa t a2 ( u s e r d a t a i n 4 ) ,
368 . r e adDa t a3 ( u s e r d a t a i n 5 ) ,
369
370 . w r i t eReady ( u s e r d a t a i n 1 [ 0 ] ) ,
371 . r eadReady ( u s e r d a t a i n 0 [ 0 ] ) ,
372
373 / / ***Memory Logic ***
374 / / wr i t e l o g i c
375 . m a s t e r w r i t e c o n t r o l f i x e d l o c a t i o n ( m a s t e r w r i t e c o n t r o l f i x e d l o c a t i o n ) ,
376 . m a s t e r w r i t e c o n t r o l w r i t e b a s e ( m a s t e r w r i t e c o n t r o l w r i t e b a s e ) ,
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377 . m a s t e r w r i t e c o n t r o l w r i t e l e n g t h ( m a s t e r w r i t e c o n t r o l w r i t e l e n g t h ) ,
378 . m a s t e r w r i t e u s e r w r i t e b u f f e r ( m a s t e r w r i t e u s e r w r i t e b u f f e r ) ,
379 . m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a ( m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a ) ,
380 . m a s t e r w r i t e u s e r b u f f e r f u l l ( m a s t e r w r i t e u s e r b u f f e r f u l l ) ,
381 . m a s t e r w r i t e u s e r c o n t r o l g o ( m a s t e r w r i t e u s e r c o n t r o l g o ) ,
382 . m a s t e r w r i t e u s e r c o n t r o l d o n e ( m a s t e r w r i t e u s e r c o n t r o l d o n e ) ,
383
384 / / r e ad l o g i c
385 . m a s t e r r e a d c o n t r o l f i x e d l o c a t i o n ( m a s t e r r e a d c o n t r o l f i x e d l o c a t i o n ) ,
386 . m a s t e r r e a d c o n t r o l r e a d b a s e ( m a s t e r r e a d c o n t r o l r e a d b a s e ) ,
387 . m a s t e r r e a d c o n t r o l r e a d l e n g t h ( m a s t e r r e a d c o n t r o l r e a d l e n g t h ) ,
388 . m a s t e r r e a d u s e r r e a d b u f f e r ( m a s t e r r e a d u s e r r e a d b u f f e r ) ,
389 . m a s t e r r e a d u s e r b u f f e r o u t p u t d a t a ( m a s t e r r e a d u s e r b u f f e r o u t p u t d a t a ) ,
390 . m a s t e r r e a d u s e r d a t a a v a i l a b l e ( m a s t e r r e a d u s e r d a t a a v a i l a b l e ) ,
391 . m a s t e r r e a d u s e r c o n t r o l g o ( m a s t e r r e a d u s e r c o n t r o l g o ) ,




396 / / ==================END TEST IP MODULE===================
397 endmodule
Listing 16.7: Demo IP Top Verilog File (test ip top.v)
16.3.9 Demo IP Top Verilog File (test ip.v)
1 module t e s t i p (
2 c lk ,
3 r e s e t ,
4
5 / / ***Base Module Logic I /O***
6
7 / / i n p u t s
8 add r e s s ,
9
10 w r i t eDa t a0 ,
11 w r i t eDa t a1 ,
12 w r i t eDa t a2 ,
13 w r i t eDa t a3 ,
14
15 mode , / / 0 f o r read , 1 f o r w r i t e
16 modeAccessed ,
17
18 / / o u t p u t s
19 r eadData0 ,
20 r eadData1 ,
21 r eadData2 ,
22 r eadData3 ,
23
24 wr i t eReady ,
25 readReady ,
26
27 / / ***Memory Logic ***
28 / / wr i t e l o g i c
29 m a s t e r w r i t e c o n t r o l f i x e d l o c a t i o n ,
30 m a s t e r w r i t e c o n t r o l w r i t e b a s e ,
31 m a s t e r w r i t e c o n t r o l w r i t e l e n g t h ,
32 m a s t e r w r i t e u s e r w r i t e b u f f e r ,
33 m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a ,
34 m a s t e r w r i t e u s e r b u f f e r f u l l ,
35 m a s t e r w r i t e u s e r c o n t r o l g o ,
36 m a s t e r w r i t e u s e r c o n t r o l d o n e ,
37
38 / / r e ad l o g i c
39 m a s t e r r e a d c o n t r o l f i x e d l o c a t i o n ,
40 m a s t e r r e a d c o n t r o l r e a d b a s e ,
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41 m a s t e r r e a d c o n t r o l r e a d l e n g t h ,
42 m a s t e r r e a d u s e r r e a d b u f f e r ,
43 m a s t e r r e a d u s e r b u f f e r o u t p u t d a t a ,
44 m a s t e r r e a d u s e r d a t a a v a i l a b l e ,
45 m a s t e r r e a d u s e r c o n t r o l g o ,




50 i n p u t c l k ;
51 i n p u t r e s e t ;
52
53 i n p u t a d d r e s s ;
54
55 i n p u t w r i t eDa t a 0 ;
56 i n p u t w r i t eDa t a 1 ;
57 i n p u t w r i t eDa t a 2 ;
58 i n p u t w r i t eDa t a 3 ;
59
60 i n p u t mode ;
61 i n p u t modeAccessed ;
62
63 / / o u t p u t s
64 o u t p u t r eg [ 3 1 : 0 ] r e adDa t a0 ;
65 o u t p u t r eg [ 3 1 : 0 ] r e adDa t a1 ;
66 o u t p u t r eg [ 3 1 : 0 ] r e adDa t a2 ;
67 o u t p u t r eg [ 3 1 : 0 ] r e adDa t a3 ;
68
69 o u t p u t r eg wr i t eReady ;
70 o u t p u t r eg readReady ;
71
72 / / ava l on c o n n e c t i o n s
73 o u t p u t r eg m a s t e r w r i t e c o n t r o l f i x e d l o c a t i o n ;
74 o u t p u t r eg [ 3 1 : 0 ] m a s t e r w r i t e c o n t r o l w r i t e b a s e ;
75 o u t p u t r eg [ 3 1 : 0 ] m a s t e r w r i t e c o n t r o l w r i t e l e n g t h ;
76 o u t p u t r eg m a s t e r w r i t e u s e r w r i t e b u f f e r ;
77 o u t p u t r eg [ 3 1 : 0 ] m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a ;
78 i n p u t m a s t e r w r i t e u s e r b u f f e r f u l l ;
79 o u t p u t r eg m a s t e r w r i t e u s e r c o n t r o l g o ;
80 i n p u t m a s t e r w r i t e u s e r c o n t r o l d o n e ;
81
82 o u t p u t r eg m a s t e r r e a d c o n t r o l f i x e d l o c a t i o n ;
83 o u t p u t r eg [ 3 1 : 0 ] m a s t e r r e a d c o n t r o l r e a d b a s e ;
84 o u t p u t r eg [ 3 1 : 0 ] m a s t e r r e a d c o n t r o l r e a d l e n g t h ;
85 o u t p u t r eg m a s t e r r e a d u s e r r e a d b u f f e r ;
86 i n p u t [ 3 1 : 0 ] m a s t e r r e a d u s e r b u f f e r o u t p u t d a t a ;
87 i n p u t m a s t e r r e a d u s e r d a t a a v a i l a b l e ;
88 o u t p u t r eg m a s t e r r e a d u s e r c o n t r o l g o ;
89 i n p u t m a s t e r r e a d u s e r c o n t r o l d o n e ;
90
91 r eg [ 1 : 0 ] w r i t e S t a t e ;
92 / / 00 r eady
93 / / 01 w r i t i n gToBu f f e r
94 / / 11 writeCommand
95 / / 10 w a i t i n g F o r F i n i s h
96 r eg [ 1 : 0 ] wri teByteNum ;
97
98 r eg [ 1 : 0 ] r e a d S t a t e ;
99 / / 00 r eady / sendCommand
100 / / 01 r e ad i ngF romBuf f e r
101 / / 11 w a i t i n g F o r F i n i s h
102 / / 10 UNUSED
103 r eg [ 1 : 0 ] readByteNum ;
104
105 r eg [ 3 1 : 0 ] wr i t eAdd r ;
106
107 r eg [ 3 1 : 0 ] w r i t eD a t a 0 r ;
108 r eg [ 3 1 : 0 ] w r i t eD a t a 1 r ;
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109 r eg [ 3 1 : 0 ] w r i t eD a t a 2 r ;
110 r eg [ 3 1 : 0 ] w r i t eD a t a 3 r ;
111
112 i n i t i a l
113 b eg in
114 r e adDa t a0 <= 0 ;
115 r e adDa t a1 <= 0 ;
116 r e adDa t a2 <= 0 ;
117 r e adDa t a3 <= 0 ;
118
119 wr i t eReady <= 1 ;
120 readReady <= 1 ;
121
122 w r i t e S t a t e <= 0 ;
123 wri teByteNum <= 0 ;
124 r e a d S t a t e <= 0 ;
125 readByteNum <= 0 ;
126
127 w r i t eAdd r <= 0 ;
128
129 w r i t eD a t a 0 r <= 0 ;
130 w r i t eD a t a 1 r <= 0 ;
131 w r i t eD a t a 2 r <= 0 ;
132 w r i t eD a t a 3 r <= 0 ;
133
134 m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a <= 0 ;
135
136 m a s t e r w r i t e c o n t r o l f i x e d l o c a t i o n <= 0 ;
137 m a s t e r w r i t e c o n t r o l w r i t e b a s e <= 0 ;
138 m a s t e r w r i t e c o n t r o l w r i t e l e n g t h <= 0 ;
139 m a s t e r w r i t e u s e r w r i t e b u f f e r <= 0 ;
140 m a s t e r w r i t e u s e r c o n t r o l g o <= 0 ;
141
142 m a s t e r r e a d c o n t r o l f i x e d l o c a t i o n <= 0 ;
143 m a s t e r r e a d c o n t r o l r e a d b a s e <= 0 ;
144 m a s t e r r e a d c o n t r o l r e a d l e n g t h <= 0 ;
145 m a s t e r r e a d u s e r r e a d b u f f e r <= 0 ;
146 m a s t e r r e a d u s e r c o n t r o l g o <= 0 ;
147 end
148
149 / / wr i t e f u n c t i o n
150 a lways @ ( posedge c l k o r posedge r e s e t )
151 b eg in
152 i f ( r e s e t )
153 b eg in
154 wr i t eReady <= 1 ;
155 w r i t e S t a t e <= 0 ;
156 wri teByteNum <= 0 ;
157
158 w r i t eAdd r <= 0 ;
159
160 w r i t eD a t a 0 r <= 0 ;
161 w r i t eD a t a 1 r <= 0 ;
162 w r i t eD a t a 2 r <= 0 ;
163 w r i t eD a t a 3 r <= 0 ;
164
165 m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a <= 0 ;
166
167 m a s t e r w r i t e c o n t r o l f i x e d l o c a t i o n <= 0 ;
168 m a s t e r w r i t e c o n t r o l w r i t e b a s e <= 0 ;
169 m a s t e r w r i t e c o n t r o l w r i t e l e n g t h <= 0 ;
170 m a s t e r w r i t e u s e r w r i t e b u f f e r <= 0 ;
171 m a s t e r w r i t e u s e r c o n t r o l g o <= 0 ;
172 end
173 e l s e
174 b eg in
175 c a s e ( w r i t e S t a t e )
176 2 ’ b00 : / / r e ady
168
177 b eg in
178 i f ( modeAccessed && mode == 1)
179 b eg in
180 / / beg in t h e p r o c e s s o f w r i t i n g
181 wr i t eReady <= 0 ; / / no l o n g e r r e ady t o a c c e p t new w r i t e command
182
183 w r i t eAdd r <= a d d r e s s ;
184 w r i t eD a t a 0 r <= wr i t eDa t a 0 ;
185 w r i t eD a t a 1 r <= wr i t eDa t a 1 ;
186 w r i t eD a t a 2 r <= wr i t eDa t a 2 ;
187 w r i t eD a t a 3 r <= wr i t eDa t a 3 ;
188
189 w r i t e S t a t e <= 2 ’ b01 ;




194 2 ’ b01 :
195 b eg in
196 / / now w r i t i n g b y t e s i n t o f i f o b u f f e r
197 c a s e ( wri teByteNum )
198 2 ’ b00 :
199 b eg in
200 m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a <= wr i t eD a t a 0 r ;
201 wri teByteNum <= 2 ’ b01 ;
202 end
203 2 ’ b01 :
204 b eg in
205 m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a <= wr i t eD a t a 1 r ;
206 wri teByteNum <= 2 ’ b11 ;
207 end
208 2 ’ b11 :
209 b eg in
210 m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a <= wr i t eD a t a 2 r ;
211 wri teByteNum <= 2 ’ b10 ;
212 end
213 2 ’ b10 :
214 b eg in
215 m a s t e r w r i t e u s e r b u f f e r i n p u t d a t a <= wr i t eD a t a 3 r ;
216 wri teByteNum <= 2 ’ b00 ; / / r e t u r n t o 0





222 2 ’ b11 :
223 b eg in
224 / / send command
225 m a s t e r w r i t e c o n t r o l w r i t e b a s e <= wr i t eAdd r ;
226 m a s t e r w r i t e c o n t r o l w r i t e l e n g t h <= 32 ’ d16 ;
227 m a s t e r w r i t e u s e r c o n t r o l g o <= 1 ;
228 w r i t e S t a t e <= 2 ’ b10 ;
229 end
230
231 2 ’ b10 :
232 b eg in
233 / / send command
234 m a s t e r w r i t e u s e r c o n t r o l g o <= 0 ;
235 i f ( m a s t e r w r i t e u s e r c o n t r o l d o n e == 1)
236 b eg in
237 w r i t e S t a t e <= 2 ’ b00 ; / / done








245 / / r e ad f u n c t i o n
246 a lways @ ( posedge c l k )
247 b eg in
248 i f ( r e s e t )
249 b eg in
250 r e adDa t a0 <= 0 ;
251 r e adDa t a1 <= 0 ;
252 r e adDa t a2 <= 0 ;
253 r e adDa t a3 <= 0 ;
254
255 readReady <= 1 ;
256
257 r e a d S t a t e <= 0 ;
258 readByteNum <= 0 ;
259
260 m a s t e r r e a d c o n t r o l f i x e d l o c a t i o n <= 0 ;
261 m a s t e r r e a d c o n t r o l r e a d b a s e <= 0 ;
262 m a s t e r r e a d c o n t r o l r e a d l e n g t h <= 0 ;
263 m a s t e r r e a d u s e r r e a d b u f f e r <= 0 ;
264 m a s t e r r e a d u s e r c o n t r o l g o <= 0 ;
265 end
266 e l s e
267 b eg in
268 c a s e ( r e a d S t a t e )
269 2 ’ b00 : / / r e ady
270 b eg in
271 m a s t e r r e a d u s e r r e a d b u f f e r <= 0 ;
272
273 i f ( modeAccessed && mode == 0)
274 b eg in
275 / / send r e ad command
276 readReady <= 0 ; / / no l o n g e r r e ady t o a c c e p t new w r i t e command
277
278 m a s t e r r e a d c o n t r o l r e a d b a s e <= a d d r e s s ;
279 m a s t e r r e a d c o n t r o l r e a d l e n g t h <= 32 ’ d16 ;
280 m a s t e r r e a d u s e r c o n t r o l g o <= 1 ;
281
282 r e a d S t a t e <= 2 ’ b01 ;




287 2 ’ b01 :
288 b eg in
289 m a s t e r r e a d u s e r c o n t r o l g o <= 0 ;
290
291 / / now w r i t i n g b y t e s i n t o f i f o b u f f e r
292 i f ( m a s t e r r e a d u s e r d a t a a v a i l a b l e == 1)
293 b eg in
294 c a s e ( readByteNum )
295 2 ’ b00 :
296 b eg in
297 r e adDa t a0 <= ma s t e r r e a d u s e r b u f f e r o u t p u t d a t a ;
298 m a s t e r r e a d u s e r r e a d b u f f e r <= 1 ;
299
300 readByteNum <= 2 ’ b01 ;
301 end
302 2 ’ b01 :
303 b eg in
304 r e adDa t a1 <= ma s t e r r e a d u s e r b u f f e r o u t p u t d a t a ;
305 m a s t e r r e a d u s e r r e a d b u f f e r <= 1 ;
306
307 readByteNum <= 2 ’ b11 ;
308 end
309 2 ’ b11 :
310 b eg in
311 r e adDa t a2 <= ma s t e r r e a d u s e r b u f f e r o u t p u t d a t a ;
312 m a s t e r r e a d u s e r r e a d b u f f e r <= 1 ;
170
313
314 readByteNum <= 2 ’ b10 ;
315 end
316 2 ’ b10 :
317 b eg in
318 r e adDa t a3 <= ma s t e r r e a d u s e r b u f f e r o u t p u t d a t a ;
319 m a s t e r r e a d u s e r r e a d b u f f e r <= 1 ;
320
321 readByteNum <= 2 ’ b00 ;




326 e l s e
327 b eg in




332 2 ’ b10 :
333 b eg in
334 / / wa i t f o r done
335 m a s t e r r e a d u s e r c o n t r o l g o <= 0 ;
336 i f ( m a s t e r r e a d u s e r c o n t r o l d o n e == 1)
337 b eg in
338 r e a d S t a t e <= 2 ’ b00 ; / / done








Listing 16.8: Demo IP Verilog File (test ip.v)
16.3.10 Demo IP hw.tcl File (IPTest hw.tcl)
1 # TCL F i l e Gene r a t ed by Component E d i t o r 8 . 0
2 # Sa t May 31 20 : 41 : 17 PDT 2008
3 # DO NOT MODIFY
4
5 #Based on t h e TCL F i l e s f o r t h e Avalon Mas te r Templa te and t h e Avalon S l ave Templa te by





10 # | module b u r s t r e a d m a s t e r
11 # |
12 s e t m o d u l e p r o p e r t y DESCRIPTION ”ARM Mapped IP Te s t ”
13 s e t m o d u l e p r o p e r t y NAME IPTe s t
14 s e t m o d u l e p r o p e r t y VERSION 1 . 0
15 s e t mo d u l e p r o p e r t y GROUP ” Te s t IP ”
16 s e t m o d u l e p r o p e r t y AUTHOR cya rp
17 s e t mo d u l e p r o p e r t y ICON PATH SCU Logo Sepera t e Smal l . g i f
18 s e t m o d u l e p r o p e r t y DISPLAY NAME ” Tes t IP ”
19 s e t m o d u l e p r o p e r t y TOP LEVEL HDL FILE t e s t i p t o p . v
20 s e t m o d u l e p r o p e r t y TOP LEVEL HDL MODULE t e s t i p t o p
21 # s e t mo d u l e p r o p e r t y INSTANTIATE IN SYSTEM MODULE t r u e
22 s e t m o d u l e p r o p e r t y EDITABLE f a l s e
23 s e t m o d u l e p r o p e r t y SIMULATION MODEL IN VERILOG f a l s e
24 s e t m o d u l e p r o p e r t y SIMULATION MODEL IN VHDL f a l s e
25 s e t m o d u l e p r o p e r t y SIMULATION MODEL HAS TULIPS f a l s e
26 s e t m o d u l e p r o p e r t y SIMULATION MODEL IS OBFUSCATED f a l s e
171
27






34 s e t m o d u l e p r o p e r t y ELABORATION CALLBACK e l a b o r a t e me




39 # | f i l e s
40 # |
41 a d d f i l e t e s t i p t o p . v {SYNTHESIS SIMULATION }
42 a d d f i l e t e s t i p . v {SYNTHESIS SIMULATION }
43 a d d f i l e cu s t om mas t e r . v {SYNTHESIS SIMULATION }
44 a d d f i l e b u r s t w r i t e m a s t e r . v {SYNTHESIS SIMULATION }
45 a d d f i l e b u r s t r e a d m a s t e r . v {SYNTHESIS SIMULATION }
46 a d d f i l e w r i t e m a s t e r . v {SYNTHESIS SIMULATION }
47 a d d f i l e l a t e n c y aw a r e r e a d m a s t e r . v {SYNTHESIS SIMULATION }
48 a d d f i l e s l a v e t em p l a t e . v {SYNTHESIS SIMULATION }
49 a d d f i l e i n t e r r u p t l o g i c . v {SYNTHESIS SIMULATION }





55 # | p a r ame t e r s
56 # |
57
58 # ====================BEGIN GENERAL PARMS======================
59 # Avalon Mas te r S e t t i n g s
60 a d d p a r ame t e r DATA WIDTH I n t e g e r 32 ”Width o f t h e d a t a p a t h ”
61 s e t p a r am e t e r p r o p e r t y DATA WIDTH VISIBLE f a l s e
62 s e t p a r am e t e r p r o p e r t y DATA WIDTH DISPLAY NAME ”Data Width ”
63 s e t p a r am e t e r p r o p e r t y DATA WIDTH GROUP ”Avalon−MM Maste r P r o p e r t i e s ”
64 s e t p a r am e t e r p r o p e r t y DATA WIDTH AFFECTS PORT WIDTHS t r u e
65 s e t p a r am e t e r p r o p e r t y DATA WIDTH ALLOWED RANGES {8 16 32 64 128 256 512 1024 }
66
67 a d d p a r ame t e r ADDRESS WIDTH I n t e g e r ” 32 ” ” Address Width ”
68 s e t p a r am e t e r p r o p e r t y ADDRESS WIDTH VISIBLE f a l s e
69 s e t p a r am e t e r p r o p e r t y ADDRESS WIDTH DISPLAY NAME ”Address Width ”
70 s e t p a r am e t e r p r o p e r t y ADDRESS WIDTH GROUP ”Avalon−MM Maste r P r o p e r t i e s ”
71 s e t p a r am e t e r p r o p e r t y ADDRESS WIDTH AFFECTS PORT WIDTHS t r u e
72 s e t p a r am e t e r p r o p e r t y ADDRESS WIDTH ALLOWED RANGES {32 31 30 29 28 27 26 25 24 23 22 21
20 19 18 17 16 14 13 12 11 10 9 8 7 6 5 4 }
73 # ===================END GNERAL PARMS==========================
74
75 # ===================BEGIN WRITE MASTER PARMS==================
76 # Bu r s t S e t t i n g s
77 a d d p a r ame t e r MASTER WRITE BURST CAPABLE I n t e g e r 0 ” Enab le b u r s t i n g ”
78 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST CAPABLE VISIBLE t r u e
79 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST CAPABLE DISPLAY NAME ” Bu r s t Capab le ”
80 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST CAPABLE GROUP ”Wri t e Mas te r − Bu r s t P r o p e r t i e s ”
81 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST CAPABLE AFFECTS PORT WIDTHS t r u e
82 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST CAPABLE ALLOWED RANGES { ” 0 : D i s a b l e d ” ” 1 : Enab led ”
}
83
84 a d d p a r ame t e r MASTER WRITE MAXIMUM BURST COUNT I n t e g e r ”2” ”Maximum Bu r s t Count ”
85 s e t p a r am e t e r p r o p e r t y MASTER WRITE MAXIMUM BURST COUNT VISIBLE t r u e
86 s e t p a r am e t e r p r o p e r t y MASTER WRITE MAXIMUM BURST COUNT DISPLAY NAME ”Maximum Bu r s t Count ”
87 s e t p a r am e t e r p r o p e r t y MASTER WRITE MAXIMUM BURST COUNT GROUP ”Wri t e Mas te r − Bu r s t
P r o p e r t i e s ”
88 s e t p a r am e t e r p r o p e r t y MASTER WRITE MAXIMUM BURST COUNT AFFECTS PORT WIDTHS f a l s e




91 a d d p a r ame t e r MASTER WRITE BURST COUNT WIDTH I n t e g e r ”2” ” Enab le b u r s t i n g ”
92 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST COUNT WIDTH VISIBLE f a l s e
93 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST COUNT WIDTH DISPLAY NAME ” Bu r s t Count Width ”
94 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST COUNT WIDTH GROUP ”Wri t e Mas te r − Bu r s t
P r o p e r t i e s ”
95 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST COUNT WIDTH AFFECTS PORT WIDTHS t r u e
96 s e t p a r am e t e r p r o p e r t y MASTER WRITE BURST COUNT WIDTH ALLOWED RANGES { 1 : 8 }
97
98
99 # Othe r S e t t i n g s
100 a d d p a r ame t e r MASTER WRITE FIFO DEPTH I n t e g e r ” 32 ” ”FIFO dep th ”
101 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH VISIBLE t r u e
102 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH DISPLAY NAME ”FIFO Depth ”
103 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH GROUP ”Wri t e Mas te r − Other P r o p e r t i e s ”
104 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH AFFECTS PORT WIDTHS f a l s e
105 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH ALLOWED RANGES {4 8 16 32 64 128 256 }
106
107 a d d p a r ame t e r MASTER WRITE FIFO DEPTH LOG2 I n t e g e r ”5” ” log2 ( FIFO Depth ) ”
108 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH LOG2 VISIBLE f a l s e
109 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH LOG2 DISPLAY NAME ” log2 ( FIFO Depth ) ”
110 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH LOG2 GROUP ”Wri t e Mas te r − Other P r o p e r t i e s
”
111 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH LOG2 AFFECTS PORT WIDTHS f a l s e
112 s e t p a r am e t e r p r o p e r t y MASTER WRITE FIFO DEPTH LOG2 ALLOWED RANGES { 2 : 8 }
113
114 a d d p a r ame t e r MASTER WRITE MEMORY BASED FIFO I n t e g e r 1 ” S e l e c t f a l s e i f you want r e g i s t e r
based ( 0 ) FIFO i n s t e a d of memory ( 1 ) ”
115 s e t p a r am e t e r p r o p e r t y MASTER WRITE MEMORY BASED FIFO VISIBLE t r u e
116 s e t p a r am e t e r p r o p e r t y MASTER WRITE MEMORY BASED FIFO DISPLAY NAME ”Memory based FIFO”
117 s e t p a r am e t e r p r o p e r t y MASTER WRITE MEMORY BASED FIFO GROUP ”Wri t e Mas te r − Other
P r o p e r t i e s ”
118 s e t p a r am e t e r p r o p e r t y MASTER WRITE MEMORY BASED FIFO AFFECTS PORT WIDTHS f a l s e
119 s e t p a r am e t e r p r o p e r t y MASTER WRITE MEMORY BASED FIFO ALLOWED RANGES { ” 1 :Memory” ” 0 : Logic ”
}
120 # ===================END WRITE MASTER PARMS====================
121
122 # ===================BEGIN READ MASTER PARMS===================
123 # Bu r s t S e t t i n g s
124 a d d p a r ame t e r MASTER READ BURST CAPABLE I n t e g e r 0 ” Enab le b u r s t i n g ”
125 s e t p a r am e t e r p r o p e r t y MASTER READ BURST CAPABLE VISIBLE t r u e
126 s e t p a r am e t e r p r o p e r t y MASTER READ BURST CAPABLE DISPLAY NAME ” Bu r s t Capab le ”
127 s e t p a r am e t e r p r o p e r t y MASTER READ BURST CAPABLE GROUP ”Read Mas te r − Bu r s t P r o p e r t i e s ”
128 s e t p a r am e t e r p r o p e r t y MASTER READ BURST CAPABLE AFFECTS PORT WIDTHS t r u e
129 s e t p a r am e t e r p r o p e r t y MASTER READ BURST CAPABLE ALLOWED RANGES { ” 0 : D i s a b l e d ” ” 1 : Enab led ” }
130
131 a d d p a r ame t e r MASTER READ MAXIMUM BURST COUNT I n t e g e r ”2” ”Maximum Bu r s t Count ”
132 s e t p a r am e t e r p r o p e r t y MASTER READ MAXIMUM BURST COUNT VISIBLE t r u e
133 s e t p a r am e t e r p r o p e r t y MASTER READ MAXIMUM BURST COUNT DISPLAY NAME ”Maximum Bu r s t Count ”
134 s e t p a r am e t e r p r o p e r t y MASTER READ MAXIMUM BURST COUNT GROUP ”Read Mas te r − Bu r s t
P r o p e r t i e s ”
135 s e t p a r am e t e r p r o p e r t y MASTER READ MAXIMUM BURST COUNT AFFECTS PORT WIDTHS f a l s e
136 s e t p a r am e t e r p r o p e r t y MASTER READ MAXIMUM BURST COUNT ALLOWED RANGES {1 2 4 8 16 32 64
128 }
137
138 a d d p a r ame t e r MASTER READ BURST COUNT WIDTH I n t e g e r ”2” ” Enab le b u r s t i n g ”
139 s e t p a r am e t e r p r o p e r t y MASTER READ BURST COUNT WIDTH VISIBLE f a l s e
140 s e t p a r am e t e r p r o p e r t y MASTER READ BURST COUNT WIDTH DISPLAY NAME ” Bu r s t Count Width ”
141 s e t p a r am e t e r p r o p e r t y MASTER READ BURST COUNT WIDTH GROUP ”Read Mas te r − Bu r s t P r o p e r t i e s
”
142 s e t p a r am e t e r p r o p e r t y MASTER READ BURST COUNT WIDTH AFFECTS PORT WIDTHS t r u e
143 s e t p a r am e t e r p r o p e r t y MASTER READ BURST COUNT WIDTH ALLOWED RANGES { 1 : 8 }
144
145
146 # Othe r S e t t i n g s
147 a d d p a r ame t e r MASTER READ FIFO DEPTH I n t e g e r ” 32 ” ”FIFO dep th ”
148 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH VISIBLE t r u e
149 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH DISPLAY NAME ”FIFO Depth ”
150 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH GROUP ”Read Mas te r − Other P r o p e r t i e s ”
173
151 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH AFFECTS PORT WIDTHS f a l s e
152 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH ALLOWED RANGES {4 8 16 32 64 128 256 }
153
154 a d d p a r ame t e r MASTER READ FIFO DEPTH LOG2 I n t e g e r ”5” ” log2 ( FIFO Depth ) ”
155 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH LOG2 VISIBLE f a l s e
156 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH LOG2 DISPLAY NAME ” log2 ( FIFO Depth ) ”
157 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH LOG2 GROUP ”Read Mas te r − Othe r P r o p e r t i e s ”
158 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH LOG2 AFFECTS PORT WIDTHS f a l s e
159 s e t p a r am e t e r p r o p e r t y MASTER READ FIFO DEPTH LOG2 ALLOWED RANGES { 2 : 8 }
160
161 a d d p a r ame t e r MASTER READ MEMORY BASED FIFO I n t e g e r 1 ” S e l e c t f a l s e i f you want r e g i s t e r
based ( 0 ) FIFO i n s t e a d of memory ( 1 ) ”
162 s e t p a r am e t e r p r o p e r t y MASTER READ MEMORY BASED FIFO VISIBLE t r u e
163 s e t p a r am e t e r p r o p e r t y MASTER READ MEMORY BASED FIFO DISPLAY NAME ”Memory based FIFO”
164 s e t p a r am e t e r p r o p e r t y MASTER READ MEMORY BASED FIFO GROUP ”Read Mas te r − Other P r o p e r t i e s
”
165 s e t p a r am e t e r p r o p e r t y MASTER READ MEMORY BASED FIFO AFFECTS PORT WIDTHS f a l s e
166 s e t p a r am e t e r p r o p e r t y MASTER READ MEMORY BASED FIFO ALLOWED RANGES { ” 1 :Memory” ” 0 : Logic ” }
167 # ===================END READ MASTER PARMS=====================
168
169 # ===================BEGIN SLAVE PARMS=========================
170 a d d p a r ame t e r IRQ EN i n t 0 ” Enab le o r d i s a b l e t h e i n t e r r u p t c a p a b i l i t i e s o f i n p u t p o r t s ”
171 s e t p a r am e t e r p r o p e r t y IRQ EN DISPLAY NAME ” I n t e r r u p t c a p a b i l i t i e s ”
172 s e t p a r am e t e r p r o p e r t y IRQ EN GROUP ”CSR − I n t e r r u p t ”
173 s e t p a r am e t e r p r o p e r t y IRQ EN AFFECTS PORT WIDTHS t r u e
174 s e t p a r am e t e r p r o p e r t y IRQ EN ALLOWED RANGES { ” 0 : D i s a b l e d ” ” 1 : Enab led ” }






181 # | c o nn e c t i o n p o i n t c l k i n
182 # |
183 a d d i n t e r f a c e c l k i n c l o ck end
184 s e t i n t e r f a c e p r o p e r t y c l k i n p t fSchemat icName ” ”
185
186 a d d i n t e r f a c e p o r t c l k i n c l k c l k I n p u t 1





192 # | c o nn e c t i o n p o i n t m a s t e r w r i t e
193 # |
194 a d d i n t e r f a c e m a s t e r w r i t e ava l on s t a r t
195 s e t i n t e r f a c e p r o p e r t y m a s t e r w r i t e l i n ew r a pBu r s t s f a l s e
196 s e t i n t e r f a c e p r o p e r t y m a s t e r w r i t e adap t sTo ” ”
197 s e t i n t e r f a c e p r o p e r t y m a s t e r w r i t e doStreamReads f a l s e
198 s e t i n t e r f a c e p r o p e r t y m a s t e r w r i t e doS t r eamWr i t e s f a l s e
199 s e t i n t e r f a c e p r o p e r t y m a s t e r w r i t e bu r s tOnBu r s tBounda r i e sOn l y f a l s e
200
201 s e t i n t e r f a c e p r o p e r t y m a s t e r w r i t e ASSOCIATED CLOCK c l k i n
202
203 a d d i n t e r f a c e p o r t m a s t e r w r i t e m a s t e r w r i t e a d d r e s s a d d r e s s Outpu t −1
204 # a d d i n t e r f a c e p o r t m a s t e r w r i t e m a s t e r w r i t e r e a d r e ad Outpu t 1
205 a d d i n t e r f a c e p o r t m a s t e r w r i t e m a s t e r w r i t e w r i t e w r i t e Outpu t 1
206 a d d i n t e r f a c e p o r t m a s t e r w r i t e m a s t e r w r i t e b y t e e n a b l e b y t e e n a b l e Outpu t −1
207 # a d d i n t e r f a c e p o r t m a s t e r w r i t e m a s t e r w r i t e r e a d d a t a r e a d d a t a I n p u t −1
208 # a d d i n t e r f a c e p o r t m a s t e r w r i t e m a s t e r w r i t e r e a d d a t a v a l i d r e a d d a t a v a l i d I n p u t 1
209 a d d i n t e r f a c e p o r t m a s t e r w r i t e m a s t e r w r i t e w r i t e d a t a w r i t e d a t a Outpu t −1
210 a d d i n t e r f a c e p o r t m a s t e r w r i t e m a s t e r w r i t e b u r s t c o u n t b u r s t c o u n t Outpu t −1





216 # | c o nn e c t i o n p o i n t m a s t e r r e a d
174
217 # |
218 a d d i n t e r f a c e ma s t e r r e a d ava l on s t a r t
219 s e t i n t e r f a c e p r o p e r t y ma s t e r r e a d l i n ew r a pBu r s t s f a l s e
220 s e t i n t e r f a c e p r o p e r t y ma s t e r r e a d adap t sTo ” ”
221 s e t i n t e r f a c e p r o p e r t y ma s t e r r e a d doStreamReads f a l s e
222 s e t i n t e r f a c e p r o p e r t y ma s t e r r e a d doS t r eamWr i t e s f a l s e
223 s e t i n t e r f a c e p r o p e r t y ma s t e r r e a d bu r s tOnBu r s tBounda r i e sOn ly f a l s e
224
225 s e t i n t e r f a c e p r o p e r t y ma s t e r r e a d ASSOCIATED CLOCK c l k i n
226
227 a d d i n t e r f a c e p o r t m a s t e r r e a d m a s t e r r e a d a d d r e s s a d d r e s s Outpu t −1
228 a d d i n t e r f a c e p o r t m a s t e r r e a d m a s t e r r e a d r e a d r e ad Outpu t 1
229 # a d d i n t e r f a c e p o r t m a s t e r r e a d m a s t e r r e a d w r i t e w r i t e Outpu t 1
230 a d d i n t e r f a c e p o r t m a s t e r r e a d m a s t e r r e a d b y t e e n a b l e b y t e e n a b l e Outpu t −1
231 a d d i n t e r f a c e p o r t m a s t e r r e a d m a s t e r r e a d r e a d d a t a r e a d d a t a I n p u t −1
232 a d d i n t e r f a c e p o r t m a s t e r r e a d m a s t e r r e a d r e a d d a t a v a l i d r e a d d a t a v a l i d I n p u t 1
233 # a d d i n t e r f a c e p o r t m a s t e r r e a d m a s t e r r e a d w r i t e d a t a w r i t e d a t a Outpu t −1
234 a d d i n t e r f a c e p o r t m a s t e r r e a d m a s t e r r e a d b u r s t c o u n t b u r s t c o u n t Outpu t −1





240 # | c o nn e c t i o n p o i n t c s r
241 # |
242 a d d i n t e r f a c e c s r ava l on end
243 s e t i n t e r f a c e p r o p e r t y c s r holdTime 0
244 s e t i n t e r f a c e p r o p e r t y c s r l i n ew r a pBu r s t s f a l s e
245 s e t i n t e r f a c e p r o p e r t y c s r min imumUnin te r rup tedRunLength 1
246 s e t i n t e r f a c e p r o p e r t y c s r b r i dge sToMas t e r ” ”
247 s e t i n t e r f a c e p r o p e r t y c s r isMemoryDevice f a l s e
248 s e t i n t e r f a c e p r o p e r t y c s r bu r s tOnBu r s tBounda r i e sOn ly f a l s e
249 s e t i n t e r f a c e p r o p e r t y c s r add r e s sSpan 512
250 s e t i n t e r f a c e p r o p e r t y c s r t im i n gUn i t s Cyc l e s
251 s e t i n t e r f a c e p r o p e r t y c s r se tupTime 0
252 s e t i n t e r f a c e p r o p e r t y c s r wr i t eWai tT ime 0
253 s e t i n t e r f a c e p r o p e r t y c s r i sN o nVo l a t i l e S t o r a g e f a l s e
254 s e t i n t e r f a c e p r o p e r t y c s r a dd r e s sA l i gnmen t DYNAMIC
255 s e t i n t e r f a c e p r o p e r t y c s r maximumPendingReadTransac t ions 0
256 s e t i n t e r f a c e p r o p e r t y c s r readWai tTime 0
257 s e t i n t e r f a c e p r o p e r t y c s r r e adLa t e n cy 3
258 s e t i n t e r f a c e p r o p e r t y c s r p r i n t a b l eD e v i c e f a l s e
259
260 s e t i n t e r f a c e p r o p e r t y c s r ASSOCIATED CLOCK c l k i n
261
262 a d d i n t e r f a c e p o r t c s r s l a v e a d d r e s s a d d r e s s I n p u t 9
263 a d d i n t e r f a c e p o r t c s r s l a v e r e a d r e ad I n p u t 1
264 a d d i n t e r f a c e p o r t c s r s l a v e w r i t e w r i t e I n p u t 1
265 a d d i n t e r f a c e p o r t c s r s l a v e r e a d d a t a r e a d d a t a Outpu t −1
266 a d d i n t e r f a c e p o r t c s r s l a v e w r i t e d a t a w r i t e d a t a I n p u t −1
267
268 # +−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
269 # | c o nn e c t i o n p o i n t c s r i r q
270 # |
271 a d d i n t e r f a c e c s r i r q i n t e r r u p t end
272 s e t i n t e r f a c e p r o p e r t y c s r i r q a s s o c i a t e dA d d r e s s a b l e P o i n t c s r
273
274 s e t i n t e r f a c e p r o p e r t y c s r i r q ASSOCIATED CLOCK c l k i n
275





281 p roc e l a b o r a t e me { } {
282
283 # s e t a l l t h e new p o r t w id t h s − t h i s i s a l l based
284 s e t t h e d a t a w i d t h [ g e t p a r am e t e r v a l u e DATA WIDTH]
175
285 s e t t h e a d d r e s s w i d t h [ g e t p a r am e t e r v a l u e ADDRESS WIDTH]
286 s e t t h e b y t e e n a b l e w i d t h [ exp r { $ t h e d a t a w i d t h / 8 } ]
287
288 # =================BEGIN MASTER WRITE ELABORATE=====================
289 s e t m a s t e r w r i t e t h e b u r s t c o u n t w i d t h [ g e t p a r am e t e r v a l u e
MASTER WRITE BURST COUNT WIDTH]
290
291 s e t p o r t p r o p e r t y m a s t e r w r i t e a d d r e s s WIDTH $ t h e a d d r e s s w i d t h
292 s e t p o r t p r o p e r t y m a s t e r w r i t e b y t e e n a b l e WIDTH $ t h e b y t e e n a b l e w i d t h
293 # s e t p o r t p r o p e r t y m a s t e r w r i t e r e a d d a t a WIDTH $ t h e d a t a w i d t h
294 s e t p o r t p r o p e r t y m a s t e r w r i t e w r i t e d a t a WIDTH $ t h e d a t a w i d t h
295 s e t p o r t p r o p e r t y m a s t e r w r i t e b u r s t c o u n t WIDTH $m a s t e r w r i t e t h e b u r s t c o u n t w i d t h
296
297
298 # d e t e rm i n e t h e mas t e r d i r e c t i o n and b u r s t c a p a b i l i t i e s
299 # w r i t e mas t e r
300 s e t m a s t e r w r i t e t h e b u r s t c a p a b l e [ g e t p a r am e t e r v a l u e MASTER WRITE BURST CAPABLE]
301
302
303 # sw i t c h between r e ad and w r i t e mas t e r s i g n a l s ( e x c l u d i n g b u r s t c o u n t )
304 # s e t p o r t p r o p e r t y m a s t e r w r i t e r e a d TERMINATION t r u e
305 s e t p o r t p r o p e r t y m a s t e r w r i t e w r i t e TERMINATION f a l s e
306 # s e t p o r t p r o p e r t y m a s t e r w r i t e r e a d d a t a TERMINATION t r u e
307 # s e t p o r t p r o p e r t y m a s t e r w r i t e r e a d d a t a v a l i d TERMINATION t r u e
308 s e t p o r t p r o p e r t y m a s t e r w r i t e w r i t e d a t a TERMINATION f a l s e
309
310 # e n ab l e / d i s a b l e t h e b u r s t c o u n t s i g n a l
311 i f { $m a s t e r w r i t e t h e b u r s t c a p a b l e == 0 } {
312 s e t p o r t p r o p e r t y m a s t e r w r i t e b u r s t c o u n t TERMINATION t r u e
313 } e l s e {
314 s e t p o r t p r o p e r t y m a s t e r w r i t e b u r s t c o u n t TERMINATION f a l s e
315 }
316 # =================END MASTER WRITE ELABORATE=======================
317
318 # =================BEGIN MASTER READ ELABORATE======================
319 s e t m a s t e r r e a d t h e b u r s t c o u n t w i d t h [ g e t p a r am e t e r v a l u e MASTER READ BURST COUNT WIDTH
]
320
321 s e t p o r t p r o p e r t y m a s t e r r e a d a d d r e s s WIDTH $ t h e a d d r e s s w i d t h
322 s e t p o r t p r o p e r t y m a s t e r r e a d b y t e e n a b l e WIDTH $ t h e b y t e e n a b l e w i d t h
323 s e t p o r t p r o p e r t y m a s t e r r e a d r e a d d a t a WIDTH $ t h e d a t a w i d t h
324 # s e t p o r t p r o p e r t y m a s t e r r e a d w r i t e d a t a WIDTH $ t h e d a t a w i d t h
325 s e t p o r t p r o p e r t y m a s t e r r e a d b u r s t c o u n t WIDTH $m a s t e r r e a d t h e b u r s t c o u n t w i d t h
326
327
328 # d e t e rm i n e t h e mas t e r d i r e c t i o n and b u r s t c a p a b i l i t i e s
329 # w r i t e mas t e r
330 s e t m a s t e r r e a d t h e b u r s t c a p a b l e [ g e t p a r am e t e r v a l u e MASTER READ BURST CAPABLE]
331
332 # sw i t c h between r e ad and w r i t e mas t e r s i g n a l s ( e x c l u d i n g b u r s t c o u n t )
333 s e t p o r t p r o p e r t y m a s t e r r e a d r e a d TERMINATION f a l s e
334 # s e t p o r t p r o p e r t y m a s t e r r e a d w r i t e TERMINATION t r u e
335 s e t p o r t p r o p e r t y m a s t e r r e a d r e a d d a t a TERMINATION f a l s e
336 s e t p o r t p r o p e r t y m a s t e r r e a d r e a d d a t a v a l i d TERMINATION f a l s e
337 # s e t p o r t p r o p e r t y m a s t e r r e a d w r i t e d a t a TERMINATION t r u e
338
339 # e n ab l e / d i s a b l e t h e b u r s t c o u n t s i g n a l
340 i f { $m a s t e r r e a d t h e b u r s t c a p a b l e == 0 } {
341 s e t p o r t p r o p e r t y m a s t e r r e a d b u r s t c o u n t TERMINATION t r u e
342 } e l s e {
343 s e t p o r t p r o p e r t y m a s t e r r e a d b u r s t c o u n t TERMINATION f a l s e
344 }
345 # =================END MASTER READ ELABORATE========================
346
347 # =================BEGIN SLAVE ELABORATE============================
348 s e t p o r t p r o p e r t y s l a v e r e a d d a t a WIDTH $ t h e d a t a w i d t h
349 s e t p o r t p r o p e r t y s l a v e w r i t e d a t a WIDTH $ t h e d a t a w i d t h
350
176
351 s e t t h e i r q e n [ g e t p a r am e t e r v a l u e IRQ EN ]
352
353 ## add ing t h e s l a v e b y t e e n a b l e and u s e r b y t e e n a b l e s i g n a l s on ly i f t h e d a t a wid th i s
g r e a t e r t h an 8 b i t s
354 i f { $ t h e d a t a w i d t h != 8 } {
355 a d d i n t e r f a c e p o r t c s r s l a v e b y t e e n a b l e b y t e e n a b l e I n p u t [ exp r { $ t h e d a t a w i d t h / 8 } ]
356 # i f { $ t h e e n a b l e s y n c s i g n a l s == 1 } {
357 # a d d i n t e r f a c e p o r t u s e r i n t e r f a c e u s e r b y t e e n a b l e e x p o r t Outpu t [ exp r {




361 ## t e rm i n a t e i n t e r r u p t s i g n a l i f i t i s no t t u r n e d on
362 exp r { ( $ t h e i r q e n == 1) ? [ s e t p o r t p r o p e r t y s l a v e i r q TERMINATION f a l s e ] : [
s e t p o r t p r o p e r t y s l a v e i r q TERMINATION t r u e ] } ;




367 p roc v a l i d a t e me { } {
368
369 # =================BEGIN MASTER WRITE VALIDATE======================
370 # r e ad i n a l l t h e p a r ame t e r t h a t ma t t e r f o r v a l i d a t i o n
371 s e t m a s t e r w r i t e t h e b u r s t c a p a b l e [ g e t p a r am e t e r v a l u e MASTER WRITE BURST CAPABLE]
372 s e t ma s t e r w r i t e t h e max imum bu r s t c o u n t [ g e t p a r am e t e r v a l u e
MASTER WRITE MAXIMUM BURST COUNT]
373 s e t m a s t e r w r i t e t h e f i f o d e p t h [ g e t p a r am e t e r v a l u e MASTER WRITE FIFO DEPTH]
374
375 # when b u r s t i s e n ab l e d check t o make s u r e FIFO dep th i s a t l e a s t tw i c e as l a r g e ( a l s o
e n ab l e / d i s a b l e b u r s t coun t )
376 i f { $m a s t e r w r i t e t h e b u r s t c a p a b l e == 1 } {
377 s e t p a r am e t e r p r o p e r t y MASTER WRITE MAXIMUM BURST COUNT ENABLED t r u e
378 i f { $m a s t e r w r i t e t h e f i f o d e p t h < [ exp r { $ma s t e r w r i t e t h e max imum bu r s t c o u n t * 2 } ] }
{
379 s end message E r r o r ”The FIFO Depth must be a t l e a s t tw i c e as l a r g e as Maximum Bu r s t
Count . ”
380 }
381 } e l s e {




386 s e t m a s t e r w r i t e t h e b u r s t c o u n t [ g e t p a r am e t e r v a l u e MASTER WRITE MAXIMUM BURST COUNT]
387 s e t m a s t e r w r i t e t h e b u r s t c o u n t w i d t h [ exp r { ( l og ( $m a s t e r w r i t e t h e b u r s t c o u n t ) / l og
( 2 ) ) + 1 } ]
388
389 s e t m a s t e r w r i t e t h e f i f o d e p t h [ g e t p a r am e t e r v a l u e MASTER WRITE FIFO DEPTH]
390 s e t m a s t e r w r i t e t h e f i f o d e p t h l o g 2 [ exp r { l og ( $m a s t e r w r i t e t h e f i f o d e p t h ) / l og ( 2 ) } ]
391
392 s e t p a r am e t e r v a l u e MASTER WRITE BURST COUNT WIDTH $m a s t e r w r i t e t h e b u r s t c o u n t w i d t h
393 s e t p a r am e t e r v a l u e MASTER WRITE FIFO DEPTH LOG2 $m a s t e r w r i t e t h e f i f o d e p t h l o g 2
394 # =================END MASTER WRITE VALIDATE========================
395
396 # =================BEGIN MASTER READ VALIDATE=======================
397 # r e ad i n a l l t h e p a r ame t e r t h a t ma t t e r f o r v a l i d a t i o n
398 s e t m a s t e r r e a d t h e b u r s t c a p a b l e [ g e t p a r am e t e r v a l u e MASTER READ BURST CAPABLE]
399 s e t ma s t e r r e a d t h e max imum bu r s t c o u n t [ g e t p a r am e t e r v a l u e
MASTER READ MAXIMUM BURST COUNT]
400 s e t m a s t e r r e a d t h e f i f o d e p t h [ g e t p a r am e t e r v a l u e MASTER READ FIFO DEPTH]
401
402 # when b u r s t i s e n ab l e d check t o make s u r e FIFO dep th i s a t l e a s t tw i c e as l a r g e ( a l s o
e n ab l e / d i s a b l e b u r s t coun t )
403 i f { $m a s t e r r e a d t h e b u r s t c a p a b l e == 1 } {
404 s e t p a r am e t e r p r o p e r t y MASTER READ MAXIMUM BURST COUNT ENABLED t r u e
405 i f { $m a s t e r r e a d t h e f i f o d e p t h < [ exp r { $ma s t e r r e a d t h e max imum bu r s t c o u n t * 2 } ] } {




408 } e l s e {




413 s e t m a s t e r r e a d t h e b u r s t c o u n t [ g e t p a r am e t e r v a l u e MASTER READ MAXIMUM BURST COUNT]
414 s e t m a s t e r r e a d t h e b u r s t c o u n t w i d t h [ exp r { ( l og ( $m a s t e r r e a d t h e b u r s t c o u n t ) / l og ( 2 )
) + 1 } ]
415
416 s e t m a s t e r r e a d t h e f i f o d e p t h [ g e t p a r am e t e r v a l u e MASTER READ FIFO DEPTH]
417 s e t m a s t e r r e a d t h e f i f o d e p t h l o g 2 [ exp r { l og ( $m a s t e r r e a d t h e f i f o d e p t h ) / l og ( 2 ) } ]
418
419 s e t p a r am e t e r v a l u e MASTER READ BURST COUNT WIDTH $m a s t e r r e a d t h e b u r s t c o u n t w i d t h
420 s e t p a r am e t e r v a l u e MASTER READ FIFO DEPTH LOG2 $m a s t e r r e a d t h e f i f o d e p t h l o g 2
421 # =================END MASTER READ VALIDATE=========================
422 }
Listing 16.9: Demo IP hw.tcl File (IPTest hw.tcl)
16.3.11 Avalon-MM Custom Master - Altera Template (custom master.v)
1 /*
2 Th i s f i l e i s a s imp l e t op l e v e l t h a t w i l l g e n e r a t e one o f f o u r t y p e s o f
3 Avalon−MM mas t e r . As a r e s u l t a l l t h e p o r t s must be d e c l a r e d and i t w i l l be
4 up t o t h e component . t c l f i l e t o s t u b unused s i g n a l s .
5 * /
6
7 / / a l t e r a me s s a g e o f f 10034
8
9 module cu s t om mas t e r (
10 c lk ,
11 r e s e t ,
12
13 / / c o n t r o l i n p u t s and o u t p u t s
14 c o n t r o l f i x e d l o c a t i o n ,
15 c o n t r o l r e a d b a s e ,
16 c o n t r o l r e a d l e n g t h ,
17 c o n t r o l w r i t e b a s e ,
18 c o n t r o l w r i t e l e n g t h ,
19 c o n t r o l g o ,
20 c o n t r o l d o n e ,
21 c o n t r o l e a r l y d o n e ,
22
23 / / u s e r l o g i c i n p u t s and o u t p u t s
24 u s e r r e a d b u f f e r ,
25 u s e r w r i t e b u f f e r ,
26 u s e r b u f f e r i n p u t d a t a ,
27 u s e r b u f f e r o u t p u t d a t a ,
28 u s e r d a t a a v a i l a b l e ,
29 u s e r b u f f e r f u l l ,
30
31 / / mas t e r i n p u t s and o u t p u t s
32 ma s t e r a d d r e s s ,
33 ma s t e r r e a d ,
34 m a s t e r w r i t e ,
35 m a s t e r b y t e e n a b l e ,
36 m a s t e r r e a d d a t a ,
37 m a s t e r r e a d d a t a v a l i d ,
38 m a s t e r w r i t e d a t a ,
39 m a s t e r b u r s t c o u n t ,
40 m a s t e r w a i t r e q u e s t
41 ) ;
42
43 p a r ame t e r MASTER DIRECTION = 0 ; / / 0 f o r r e ad mas te r , 1 f o r w r i t e mas t e r
44 p a r ame t e r DATA WIDTH = 32 ;
178
45 p a r ame t e r MEMORY BASED FIFO = 1 ; / / 0 f o r LE /ALUT FIFOs , 1 f o r memory FIFOs (
h i g h l y recommend 1)
46 p a r ame t e r FIFO DEPTH = 32 ;
47 p a r ame t e r FIFO DEPTH LOG2 = 5 ;
48 p a r ame t e r ADDRESS WIDTH = 32 ;
49 p a r ame t e r BURST CAPABLE = 0 ; / / 1 t o e n ab l e bu r s t , 0 t o d i s a b l e i t
50 p a r ame t e r MAXIMUM BURST COUNT = 2 ;
51 p a r ame t e r BURST COUNT WIDTH = 2 ;
52
53
54 i n p u t c l k ;
55 i n p u t r e s e t ;
56
57 / / c o n t r o l i n p u t s and o u t p u t s
58 i n p u t c o n t r o l f i x e d l o c a t i o n ;
59 i n p u t [ADDRESS WIDTH−1 :0 ] c o n t r o l r e a d b a s e ; / / f o r r e ad mas t e r
60 i n p u t [ADDRESS WIDTH−1 :0 ] c o n t r o l r e a d l e n g t h ; / / f o r r e ad mas t e r
61 i n p u t [ADDRESS WIDTH−1 :0 ] c o n t r o l w r i t e b a s e ; / / f o r w r i t e mas t e r
62 i n p u t [ADDRESS WIDTH−1 :0 ] c o n t r o l w r i t e l e n g t h ; / / f o r w r i t e mas t e r
63 i n p u t c o n t r o l g o ;
64 o u t p u t w i r e c o n t r o l d o n e ;
65 o u t p u t w i r e c o n t r o l e a r l y d o n e ; / / f o r r e ad mas t e r
66
67 / / u s e r l o g i c i n p u t s and o u t p u t s
68 i n p u t u s e r r e a d b u f f e r ; / / f o r r e ad mas t e r
69 i n p u t u s e r w r i t e b u f f e r ; / / f o r w r i t e mas t e r
70 i n p u t [DATA WIDTH−1 :0 ] u s e r b u f f e r i n p u t d a t a ; / / f o r w r i t e mas t e r
71 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r b u f f e r o u t p u t d a t a ; / / f o r r e ad mas t e r
72 o u t p u t w i r e u s e r d a t a a v a i l a b l e ; / / f o r r e ad mas t e r
73 o u t p u t w i r e u s e r b u f f e r f u l l ; / / f o r w r i t e mas t e r
74
75 / / mas t e r i n p u t s and o u t p u t s
76 o u t p u t w i r e [ADDRESS WIDTH−1 :0 ] m a s t e r a d d r e s s ;
77 o u t p u t w i r e ma s t e r r e a d ; / / f o r r e ad mas t e r
78 o u t p u t w i r e m a s t e r w r i t e ; / / f o r w r i t e mas t e r
79 o u t p u t w i r e [ (DATA WIDTH / 8 ) −1:0] m a s t e r b y t e e n a b l e ;
80 i n p u t [DATA WIDTH−1 :0 ] m a s t e r r e a d d a t a ; / / f o r r e ad mas t e r
81 i n p u t m a s t e r r e a d d a t a v a l i d ; / / f o r r e ad mas t e r
82 o u t p u t w i r e [DATA WIDTH−1 :0 ] m a s t e r w r i t e d a t a ; / / f o r w r i t e mas t e r
83 o u t p u t w i r e [BURST COUNT WIDTH−1 :0 ] m a s t e r b u r s t c o u n t ; / / f o r b u r s t i n g r e ad and w r i t e
ma s t e r s
84 i n p u t m a s t e r w a i t r e q u e s t ;
85
86
87 g e n e r a t e / / b ig g e n e r a t e i f s t a t em e n t t o s e l e c t t h e a p p r o p r i a t e mas t e r depend ing on t h e
d i r e c t i o n and b u r s t p a r ame t e r s
88 i f (MASTER DIRECTION == 0)
89 b eg in
90 i f (BURST CAPABLE == 1)
91 b eg in
92 b u r s t r e a d m a s t e r a b u r s t r e a d m a s t e r (
93 . c l k ( c l k ) ,
94 . r e s e t ( r e s e t ) ,
95 . c o n t r o l f i x e d l o c a t i o n ( c o n t r o l f i x e d l o c a t i o n ) ,
96 . c o n t r o l r e a d b a s e ( c o n t r o l r e a d b a s e ) ,
97 . c o n t r o l r e a d l e n g t h ( c o n t r o l r e a d l e n g t h ) ,
98 . c o n t r o l g o ( c o n t r o l g o ) ,
99 . c o n t r o l d o n e ( c o n t r o l d o n e ) ,
100 . c o n t r o l e a r l y d o n e ( c o n t r o l e a r l y d o n e ) ,
101 . u s e r r e a d b u f f e r ( u s e r r e a d b u f f e r ) ,
102 . u s e r b u f f e r d a t a ( u s e r b u f f e r o u t p u t d a t a ) ,
103 . u s e r d a t a a v a i l a b l e ( u s e r d a t a a v a i l a b l e ) ,
104 . m a s t e r a d d r e s s ( m a s t e r a d d r e s s ) ,
105 . m a s t e r r e a d ( m a s t e r r e a d ) ,
106 . m a s t e r b y t e e n a b l e ( m a s t e r b y t e e n a b l e ) ,
107 . m a s t e r r e a d d a t a ( m a s t e r r e a d d a t a ) ,
108 . m a s t e r r e a d d a t a v a l i d ( m a s t e r r e a d d a t a v a l i d ) ,
109 . m a s t e r b u r s t c o u n t ( m a s t e r b u r s t c o u n t ) ,
179
110 . m a s t e r w a i t r e q u e s t ( m a s t e r w a i t r e q u e s t )
111 ) ;
112 de fparam a b u r s t r e a d m a s t e r .DATAWIDTH = DATA WIDTH;
113 defparam a b u r s t r e a d m a s t e r .MAXBURSTCOUNT = MAXIMUM BURST COUNT;
114 defparam a b u r s t r e a d m a s t e r .BURSTCOUNTWIDTH = BURST COUNT WIDTH;
115 defparam a b u r s t r e a d m a s t e r .BYTEENABLEWIDTH = DATA WIDTH / 8 ;
116 defparam a b u r s t r e a d m a s t e r .ADDRESSWIDTH = ADDRESS WIDTH;
117 defparam a b u r s t r e a d m a s t e r . FIFODEPTH = FIFO DEPTH ;
118 defparam a b u r s t r e a d m a s t e r . FIFODEPTH LOG2 = FIFO DEPTH LOG2 ;
119 defparam a b u r s t r e a d m a s t e r .FIFOUSEMEMORY = MEMORY BASED FIFO ;
120 end
121 e l s e
122 b eg in
123 l a t e n c y aw a r e r e a d m a s t e r a l a t e n c y aw a r e r e a d m a s t e r (
124 . c l k ( c l k ) ,
125 . r e s e t ( r e s e t ) ,
126 . c o n t r o l f i x e d l o c a t i o n ( c o n t r o l f i x e d l o c a t i o n ) ,
127 . c o n t r o l r e a d b a s e ( c o n t r o l r e a d b a s e ) ,
128 . c o n t r o l r e a d l e n g t h ( c o n t r o l r e a d l e n g t h ) ,
129 . c o n t r o l g o ( c o n t r o l g o ) ,
130 . c o n t r o l d o n e ( c o n t r o l d o n e ) ,
131 . c o n t r o l e a r l y d o n e ( c o n t r o l e a r l y d o n e ) ,
132 . u s e r r e a d b u f f e r ( u s e r r e a d b u f f e r ) ,
133 . u s e r b u f f e r d a t a ( u s e r b u f f e r o u t p u t d a t a ) ,
134 . u s e r d a t a a v a i l a b l e ( u s e r d a t a a v a i l a b l e ) ,
135 . m a s t e r a d d r e s s ( m a s t e r a d d r e s s ) ,
136 . m a s t e r r e a d ( m a s t e r r e a d ) ,
137 . m a s t e r b y t e e n a b l e ( m a s t e r b y t e e n a b l e ) ,
138 . m a s t e r r e a d d a t a ( m a s t e r r e a d d a t a ) ,
139 . m a s t e r r e a d d a t a v a l i d ( m a s t e r r e a d d a t a v a l i d ) ,
140 . m a s t e r w a i t r e q u e s t ( m a s t e r w a i t r e q u e s t )
141 ) ;
142 de fparam a l a t e n c y aw a r e r e a d m a s t e r .DATAWIDTH = DATA WIDTH;
143 defparam a l a t e n c y aw a r e r e a d m a s t e r .BYTEENABLEWIDTH = DATA WIDTH / 8 ;
144 defparam a l a t e n c y aw a r e r e a d m a s t e r .ADDRESSWIDTH = ADDRESS WIDTH;
145 defparam a l a t e n c y aw a r e r e a d m a s t e r . FIFODEPTH = FIFO DEPTH ;
146 defparam a l a t e n c y aw a r e r e a d m a s t e r . FIFODEPTH LOG2 = FIFO DEPTH LOG2 ;
147 defparam a l a t e n c y aw a r e r e a d m a s t e r .FIFOUSEMEMORY = MEMORY BASED FIFO ;
148 end
149 end
150 e l s e
151 b eg in
152 i f (BURST CAPABLE == 1)
153 b eg in
154 b u r s t w r i t e m a s t e r a b u r s t w r i t e m a s t e r (
155 . c l k ( c l k ) ,
156 . r e s e t ( r e s e t ) ,
157 . c o n t r o l f i x e d l o c a t i o n ( c o n t r o l f i x e d l o c a t i o n ) ,
158 . c o n t r o l w r i t e b a s e ( c o n t r o l w r i t e b a s e ) ,
159 . c o n t r o l w r i t e l e n g t h ( c o n t r o l w r i t e l e n g t h ) ,
160 . c o n t r o l g o ( c o n t r o l g o ) ,
161 . c o n t r o l d o n e ( c o n t r o l d o n e ) ,
162 . u s e r w r i t e b u f f e r ( u s e r w r i t e b u f f e r ) ,
163 . u s e r b u f f e r d a t a ( u s e r b u f f e r i n p u t d a t a ) ,
164 . u s e r b u f f e r f u l l ( u s e r b u f f e r f u l l ) ,
165 . m a s t e r a d d r e s s ( m a s t e r a d d r e s s ) ,
166 . m a s t e r w r i t e ( m a s t e r w r i t e ) ,
167 . m a s t e r b y t e e n a b l e ( m a s t e r b y t e e n a b l e ) ,
168 . m a s t e r w r i t e d a t a ( m a s t e r w r i t e d a t a ) ,
169 . m a s t e r b u r s t c o u n t ( m a s t e r b u r s t c o u n t ) ,
170 . m a s t e r w a i t r e q u e s t ( m a s t e r w a i t r e q u e s t )
171 ) ;
172 de fparam a b u r s t w r i t e m a s t e r .DATAWIDTH = DATA WIDTH;
173 defparam a b u r s t w r i t e m a s t e r .MAXBURSTCOUNT = MAXIMUM BURST COUNT;
174 defparam a b u r s t w r i t e m a s t e r .BURSTCOUNTWIDTH = BURST COUNT WIDTH;
175 defparam a b u r s t w r i t e m a s t e r .BYTEENABLEWIDTH = DATA WIDTH / 8 ;
176 defparam a b u r s t w r i t e m a s t e r .ADDRESSWIDTH = ADDRESS WIDTH;
177 defparam a b u r s t w r i t e m a s t e r . FIFODEPTH = FIFO DEPTH ;
180
178 de fparam a b u r s t w r i t e m a s t e r . FIFODEPTH LOG2 = FIFO DEPTH LOG2 ;
179 defparam a b u r s t w r i t e m a s t e r .FIFOUSEMEMORY = MEMORY BASED FIFO ;
180 end
181 e l s e
182 b eg in
183 w r i t e m a s t e r a w r i t e m a s t e r (
184 . c l k ( c l k ) ,
185 . r e s e t ( r e s e t ) ,
186 . c o n t r o l f i x e d l o c a t i o n ( c o n t r o l f i x e d l o c a t i o n ) ,
187 . c o n t r o l w r i t e b a s e ( c o n t r o l w r i t e b a s e ) ,
188 . c o n t r o l w r i t e l e n g t h ( c o n t r o l w r i t e l e n g t h ) ,
189 . c o n t r o l g o ( c o n t r o l g o ) ,
190 . c o n t r o l d o n e ( c o n t r o l d o n e ) ,
191 . u s e r w r i t e b u f f e r ( u s e r w r i t e b u f f e r ) ,
192 . u s e r b u f f e r d a t a ( u s e r b u f f e r i n p u t d a t a ) ,
193 . u s e r b u f f e r f u l l ( u s e r b u f f e r f u l l ) ,
194 . m a s t e r a d d r e s s ( m a s t e r a d d r e s s ) ,
195 . m a s t e r w r i t e ( m a s t e r w r i t e ) ,
196 . m a s t e r b y t e e n a b l e ( m a s t e r b y t e e n a b l e ) ,
197 . m a s t e r w r i t e d a t a ( m a s t e r w r i t e d a t a ) ,
198 . m a s t e r w a i t r e q u e s t ( m a s t e r w a i t r e q u e s t )
199 ) ;
200 de fparam a w r i t e m a s t e r .DATAWIDTH = DATA WIDTH;
201 defparam a w r i t e m a s t e r .BYTEENABLEWIDTH = DATA WIDTH / 8 ;
202 defparam a w r i t e m a s t e r .ADDRESSWIDTH = ADDRESS WIDTH;
203 defparam a w r i t e m a s t e r . FIFODEPTH = FIFO DEPTH ;
204 defparam a w r i t e m a s t e r . FIFODEPTH LOG2 = FIFO DEPTH LOG2 ;
205 defparam a w r i t e m a s t e r .FIFOUSEMEMORY = MEMORY BASED FIFO ;
206 end
207 end




Listing 16.10: Avalon-MM Custom Master - Altera Template (custom master.v)
16.3.12 Avalon-MM Burst Read Master - Altera Template (burst read master.v)
1 /*
2 Lega l No t i c e : (C) 2007 A l t e r a Co r p o r a t i o n . A l l r i g h t s r e s e r v e d . Your
3 use o f A l t e r a Co rpo r a t i o n ’ s d e s i gn t o o l s , l o g i c f u n c t i o n s and o t h e r
4 s o f tw a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c f u n c t i o n s , and any
5 o u t p u t f i l e s any of t h e f o r e g o i n g ( i n c l u d i n g d ev i c e programming or
6 s im u l a t i o n f i l e s ) , and any a s s o c i a t e d documen t a t i on o r i n f o rm a t i o n a r e
7 e x p r e s s l y s u b j e c t t o t h e t e rms and c o n d i t i o n s o f t h e A l t e r a Program
8 L i c en s e S u b s c r i p t i o n Agreement o r o t h e r a p p l i c a b l e l i c e n s e agreement ,
9 i n c l u d i n g , w i t h o u t l i m i t a t i o n , t h a t your use i s f o r t h e s o l e pu rpo se
10 o f programming l o g i c d e v i c e s manu f ac t u r ed by A l t e r a and s o l d by A l t e r a
11 o r i t s a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e a p p l i c a b l e





17 Author : JCJB
18 Date : 11 /04 /2007
19
20 Th i s b u r s t i n g r e ad mas t e r i s p a s s ed a word a l i g n e d add r e s s , l e n g t h i n by t e s ,
21 and a ’ go ’ b i t . The mas t e r w i l l c o n t i n u e t o p o s t f u l l l e n g t h b u r s t s u n t i l
22 t h e l e n g t h r e g i s t e r r e a c h e s a v a l u e l e s s t h an a f u l l b u r s t . A s i n g l e f i n a l
23 b u r s t i s t h en po s t e d and when a l l t h e r e a d s r e t u r n t h e done b i t w i l l be a s s e r t e d .
24
25 To use t h i s mas t e r you must s imp ly d r i v e t h e c o n t r o l s i g n a l s i n t o t h i s b lock ,
26 and a l s o r e ad t h e d a t a from t h e exposed r e ad FIFO . To r e ad from t h e exposed FIFO
27 use t h e ’ u s e r r e a d b u f f e r ’ s i g n a l t o pop d a t a from t h e FIFO ’ u s e r b u f f e r d a t a ’ .
181
28 The s i g n a l ’ u s e r d a t a a v a i l a b l e ’ i s a s s e r t e d whenever d a t a i s a v a i l a b l e from t h e




33 / / a l t e r a me s s a g e o f f 10230
34
35
36 module b u r s t r e a d m a s t e r (
37 c lk ,
38 r e s e t ,
39
40 / / c o n t r o l i n p u t s and o u t p u t s
41 c o n t r o l f i x e d l o c a t i o n ,
42 c o n t r o l r e a d b a s e ,
43 c o n t r o l r e a d l e n g t h ,
44 c o n t r o l g o ,
45 c o n t r o l d o n e ,
46 c o n t r o l e a r l y d o n e ,
47
48 / / u s e r l o g i c i n p u t s and o u t p u t s
49 u s e r r e a d b u f f e r ,
50 u s e r b u f f e r d a t a ,
51 u s e r d a t a a v a i l a b l e ,
52
53 / / mas t e r i n p u t s and o u t p u t s
54 ma s t e r a d d r e s s ,
55 ma s t e r r e a d ,
56 m a s t e r b y t e e n a b l e ,
57 m a s t e r r e a d d a t a ,
58 m a s t e r r e a d d a t a v a l i d ,
59 m a s t e r b u r s t c o u n t ,
60 m a s t e r w a i t r e q u e s t
61 ) ;
62
63 p a r ame t e r DATAWIDTH = 32 ;
64 p a r ame t e r MAXBURSTCOUNT = 4 ;
65 p a r ame t e r BURSTCOUNTWIDTH = 3 ;
66 p a r ame t e r BYTEENABLEWIDTH = 4 ;
67 p a r ame t e r ADDRESSWIDTH = 32 ;
68 p a r ame t e r FIFODEPTH = 32 ;
69 p a r ame t e r FIFODEPTH LOG2 = 5 ;
70 p a r ame t e r FIFOUSEMEMORY = 1 ; / / s e t t o 0 t o use LEs i n s t e a d
71
72 i n p u t c l k ;
73 i n p u t r e s e t ;
74
75
76 / / c o n t r o l i n p u t s and o u t p u t s
77 i n p u t c o n t r o l f i x e d l o c a t i o n ;
78 i n p u t [ADDRESSWIDTH−1 :0 ] c o n t r o l r e a d b a s e ;
79 i n p u t [ADDRESSWIDTH−1 :0 ] c o n t r o l r e a d l e n g t h ;
80 i n p u t c o n t r o l g o ;
81 o u t p u t w i r e c o n t r o l d o n e ;
82 o u t p u t w i r e c o n t r o l e a r l y d o n e ; / / don ’ t use t h i s u n l e s s you know what you a r e doing ,
i t ’ s go ing t o f i r e when t h e l a s t r e ad i s pos t ed , no t when t h e l a s t d a t a r e t u r n s !
83
84 / / u s e r l o g i c i n p u t s and o u t p u t s
85 i n p u t u s e r r e a d b u f f e r ;
86 o u t p u t w i r e [DATAWIDTH−1 :0 ] u s e r b u f f e r d a t a ;
87 o u t p u t w i r e u s e r d a t a a v a i l a b l e ;
88
89 / / mas t e r i n p u t s and o u t p u t s
90 i n p u t m a s t e r w a i t r e q u e s t ;
91 i n p u t m a s t e r r e a d d a t a v a l i d ;
92 i n p u t [DATAWIDTH−1 :0 ] m a s t e r r e a d d a t a ;
93 o u t p u t w i r e [ADDRESSWIDTH−1 :0 ] m a s t e r a d d r e s s ;
94 o u t p u t w i r e ma s t e r r e a d ;
182
95 o u t p u t w i r e [BYTEENABLEWIDTH−1 :0 ] m a s t e r b y t e e n a b l e ;
96 o u t p u t w i r e [BURSTCOUNTWIDTH−1 :0 ] m a s t e r b u r s t c o u n t ;
97
98 / / i n t e r n a l c o n t r o l s i g n a l s
99 r eg c o n t r o l f i x e d l o c a t i o n d 1 ;
100 w i r e f i f o emp t y ;
101 r eg [ADDRESSWIDTH−1 :0 ] a d d r e s s ;
102 r eg [ADDRESSWIDTH−1 :0 ] l e n g t h ;
103 r eg [FIFODEPTH LOG2−1 :0 ] r e a d s p e n d i n g ;
104 w i r e i n c r em e n t a d d r e s s ;
105 w i r e [BURSTCOUNTWIDTH−1 :0 ] b u r s t c o u n t ;
106 w i r e [BURSTCOUNTWIDTH−1 :0 ] f i r s t s h o r t b u r s t c o u n t ;
107 w i r e f i r s t s h o r t b u r s t e n a b l e ;
108 w i r e [BURSTCOUNTWIDTH−1 :0 ] f i n a l s h o r t b u r s t c o u n t ;
109 w i r e f i n a l s h o r t b u r s t e n a b l e ;
110 w i r e [BURSTCOUNTWIDTH−1 :0 ] b u r s t b o u n d a r y wo r d a d d r e s s ;
111 r eg b u r s t b e g i n ;
112 w i r e t o o many r e a d s p end i n g ;




117 / / r e g i s t e r i n g t h e c o n t r o l f i x e d l o c a t i o n b i t
118 a lways @ ( posedge c l k o r posedge r e s e t )
119 b eg in
120 i f ( r e s e t == 1)
121 b eg in
122 c o n t r o l f i x e d l o c a t i o n d 1 <= 0 ;
123 end
124 e l s e
125 b eg in
126 i f ( c o n t r o l g o == 1)
127 b eg in







135 / / mas t e r a d d r e s s l o g i c
136 a lways @ ( posedge c l k o r posedge r e s e t )
137 b eg in
138 i f ( r e s e t == 1)
139 b eg in
140 a d d r e s s <= 0 ;
141 end
142 e l s e
143 b eg in
144 i f ( c o n t r o l g o == 1)
145 b eg in
146 a d d r e s s <= c o n t r o l r e a d b a s e ;
147 end
148 e l s e i f ( ( i n c r em e n t a d d r e s s == 1) & ( c o n t r o l f i x e d l o c a t i o n d 1 == 0) )
149 b eg in
150 a d d r e s s <= a d d r e s s + ( b u r s t c o u n t * BYTEENABLEWIDTH) ; / / a lways pe r f o rm ing word







157 / / mas t e r l e n g t h l o g i c
158 a lways @ ( posedge c l k o r posedge r e s e t )
159 b eg in
160 i f ( r e s e t == 1)
161 b eg in
183
162 l e n g t h <= 0 ;
163 end
164 e l s e
165 b eg in
166 i f ( c o n t r o l g o == 1)
167 b eg in
168 l e n g t h <= c o n t r o l r e a d l e n g t h ;
169 end
170 e l s e i f ( i n c r em e n t a d d r e s s == 1)
171 b eg in
172 l e n g t h <= l e n g t h − ( b u r s t c o u n t * BYTEENABLEWIDTH) ; / / a lways pe r f o rm ing word







179 / / c o n t r o l l e d s i g n a l s go ing t o t h e mas t e r / c o n t r o l p o r t s
180 a s s i g n ma s t e r a d d r e s s = a d d r e s s ;
181 a s s i g n ma s t e r b y t e e n a b l e = −1; / / a l l ones , a lways pe r f o rm ing word s i z e a c c e s s e s
182 a s s i g n m a s t e r b u r s t c o u n t = b u r s t c o u n t ;
183 a s s i g n c o n t r o l d o n e = ( l e n g t h == 0) & ( r e a d s p e n d i n g == 0) ; / / need t o make s u r e t h a t
t h e r e a d s have r e t u r n e d b e f o r e f i r i n g t h e done b i t
184 a s s i g n c o n t r o l e a r l y d o n e = ( l e n g t h == 0) ; / / advanced f e a t u r e , you shou l d use ’
c o n t r o l d o n e ’ i f you need a l l t h e r e a d s t o r e t u r n f i r s t
185 a s s i g n ma s t e r r e a d = ( t o o many r e a d s p end i n g == 0) & ( l e n g t h != 0) ;
186 a s s i g n b u r s t b o u n d a r y wo r d a d d r e s s = ( ( a d d r e s s / BYTEENABLEWIDTH) & (MAXBURSTCOUNT − 1) )
;
187 a s s i g n f i r s t s h o r t b u r s t e n a b l e = ( b u r s t b o u n d a r y wo r d a d d r e s s != 0) ;
188 a s s i g n f i n a l s h o r t b u r s t e n a b l e = ( l e n g t h < (MAXBURSTCOUNT * BYTEENABLEWIDTH) ) ;
189
190 a s s i g n f i r s t s h o r t b u r s t c o u n t = ( ( b u r s t b o u n d a r y wo r d a d d r e s s & 1 ’ b1 ) == 1 ’ b1 ) ? 1 : / /
i f t h e b u r s t boundary i sn ’ t a m u l t i p l e o f 2 t h en must p o s t a b u r s t o f 1 t o g e t t o a
mu l t i p l e o f 2 f o r t h e nex t b u r s t
191 ( ( (MAXBURSTCOUNT − b u r s t b o u n d a r y wo r d a d d r e s s ) < ( l e n g t h /
BYTEENABLEWIDTH) ) ?
192 (MAXBURSTCOUNT − b u r s t b o u n d a r y wo r d a d d r e s s ) : ( l e n g t h /
BYTEENABLEWIDTH) ) ;
193 a s s i g n f i n a l s h o r t b u r s t c o u n t = ( l e n g t h / BYTEENABLEWIDTH) ;
194
195 a s s i g n b u r s t c o u n t = ( f i r s t s h o r t b u r s t e n a b l e == 1) ? f i r s t s h o r t b u r s t c o u n t : / / t h i s
w i l l g e t t h e t r a n s f e r back on a b u r s t boundary ,
196 ( f i n a l s h o r t b u r s t e n a b l e == 1) ? f i n a l s h o r t b u r s t c o u n t : MAXBURSTCOUNT;
197 a s s i g n i n c r em e n t a d d r e s s = ( t o o many r e a d s p end i n g == 0) & ( m a s t e r w a i t r e q u e s t == 0) & (
l e n g t h != 0) ;
198 a s s i g n t o o many r e a d s p end i n g = ( r e a d s p e n d i n g + f i f o u s e d ) >= ( FIFODEPTH −
MAXBURSTCOUNT − 4) ; / / make s u r e t h e r e a r e fewer r e a d s po s t e d t h an room in t h e FIFO
199
200
201 / / t r a c k i n g FIFO
202 a lways @ ( posedge c l k o r posedge r e s e t )
203 b eg in
204 i f ( r e s e t == 1)
205 b eg in
206 r e a d s p e n d i n g <= 0 ;
207 end
208 e l s e
209 b eg in
210 i f ( i n c r em e n t a d d r e s s == 1)
211 b eg in
212 i f ( m a s t e r r e a d d a t a v a l i d == 0)
213 b eg in
214 r e a d s p e n d i n g <= r e a d s p e n d i n g + b u r s t c o u n t ;
215 end
216 e l s e
217 b eg in
184
218 r e a d s p e n d i n g <= r e a d s p e n d i n g + b u r s t c o u n t − 1 ; / / a b u r s t r e ad was pos t ed ,
bu t a word r e t u r n e d
219 end
220 end
221 e l s e
222 b eg in
223 i f ( m a s t e r r e a d d a t a v a l i d == 0)
224 b eg in
225 r e a d s p e n d i n g <= r e a d s p e n d i n g ; / / b u r s t r e a d was no t po s t e d and no r e ad
r e t u r n e d
226 end
227 e l s e
228 b eg in
229 r e a d s p e n d i n g <= r e a d s p e n d i n g − 1 ; / / b u r s t r e a d was no t po s t e d bu t a word







236 / / r e ad d a t a f e e d i n g u s e r l o g i c
237 a s s i g n u s e r d a t a a v a i l a b l e = ! f i f o emp t y ;
238 s c f i f o t h e m a s t e r t o u s e r f i f o (
239 . a c l r ( r e s e t ) ,
240 . c l o ck ( c l k ) ,
241 . d a t a ( m a s t e r r e a d d a t a ) ,
242 . empty ( f i f o emp t y ) ,
243 . q ( u s e r b u f f e r d a t a ) ,
244 . r d r e q ( u s e r r e a d b u f f e r ) ,
245 . usedw ( f i f o u s e d ) ,
246 . wrreq ( m a s t e r r e a d d a t a v a l i d )
247 ) ;
248 de fparam t h e m a s t e r t o u s e r f i f o . lpm wid th = DATAWIDTH;
249 defparam t h e m a s t e r t o u s e r f i f o . lpm numwords = FIFODEPTH ;
250 defparam t h e m a s t e r t o u s e r f i f o . lpm showahead = ”ON” ;
251 defparam t h e m a s t e r t o u s e r f i f o . u s e e ab = (FIFOUSEMEMORY == 1) ? ”ON” : ”OFF” ;
252 defparam t h e m a s t e r t o u s e r f i f o . a d d r am o u t p u t r e g i s t e r = ”OFF” ;
253 defparam t h e m a s t e r t o u s e r f i f o . u nd e r f l ow ch e ck i n g = ”OFF” ;
254 defparam t h e m a s t e r t o u s e r f i f o . o v e r f l ow ch e c k i n g = ”OFF” ;
255
256 endmodule
Listing 16.11: Avalon-MM Burst Read Master - Altera Template (burst read master.v)
16.3.13 Avalon-MMLatency Aware ReadMaster - Altera Template (latency aware read master.v)
1 /*
2 Lega l No t i c e : (C) 2007 A l t e r a Co r p o r a t i o n . A l l r i g h t s r e s e r v e d . Your
3 use o f A l t e r a Co rpo r a t i o n ’ s d e s i gn t o o l s , l o g i c f u n c t i o n s and o t h e r
4 s o f tw a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c f u n c t i o n s , and any
5 o u t p u t f i l e s any of t h e f o r e g o i n g ( i n c l u d i n g d ev i c e programming or
6 s im u l a t i o n f i l e s ) , and any a s s o c i a t e d documen t a t i on o r i n f o rm a t i o n a r e
7 e x p r e s s l y s u b j e c t t o t h e t e rms and c o n d i t i o n s o f t h e A l t e r a Program
8 L i c en s e S u b s c r i p t i o n Agreement o r o t h e r a p p l i c a b l e l i c e n s e agreement ,
9 i n c l u d i n g , w i t h o u t l i m i t a t i o n , t h a t your use i s f o r t h e s o l e pu rpo se
10 o f programming l o g i c d e v i c e s manu f ac t u r ed by A l t e r a and s o l d by A l t e r a
11 o r i t s a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e a p p l i c a b l e





17 Author : JCJB
18 Date : 11 /04 /2007
19
185
20 Th i s l a t e n c y aware r e ad mas t e r i s p a s s ed a word a l i g n e d add r e s s , l e n g t h i n by t e s ,
21 and a ’ go ’ b i t . The mas t e r w i l l c o n t i n u e t o p o s t r e a d s u n t i l t h e l e n g t h r e g i s t e r
22 r e a c h e s a v a l u e o f z e r o . When a l l t h e r e a d s r e t u r n t h e done b i t w i l l be a s s e r t e d .
23
24 To use t h i s mas t e r you must s imp ly d r i v e t h e c o n t r o l s i g n a l s i n t o t h i s b lock ,
25 and a l s o r e ad t h e d a t a from t h e exposed r e ad FIFO . To r e ad from t h e exposed FIFO
26 use t h e ’ u s e r r e a d b u f f e r ’ s i g n a l t o pop d a t a from t h e FIFO ’ u s e r b u f f e r d a t a ’ .
27 The s i g n a l ’ u s e r d a t a a v a i l a b l e ’ i s a s s e r t e d whenever d a t a i s a v a i l a b l e from t h e




32 / / a l t e r a me s s a g e o f f 10230
33
34
35 module l a t e n c y aw a r e r e a d m a s t e r (
36 c lk ,
37 r e s e t ,
38
39 / / c o n t r o l i n p u t s and o u t p u t s
40 c o n t r o l f i x e d l o c a t i o n ,
41 c o n t r o l r e a d b a s e ,
42 c o n t r o l r e a d l e n g t h ,
43 c o n t r o l g o ,
44 c o n t r o l d o n e ,
45 c o n t r o l e a r l y d o n e ,
46
47 / / u s e r l o g i c i n p u t s and o u t p u t s
48 u s e r r e a d b u f f e r ,
49 u s e r b u f f e r d a t a ,
50 u s e r d a t a a v a i l a b l e ,
51
52 / / mas t e r i n p u t s and o u t p u t s
53 ma s t e r a d d r e s s ,
54 ma s t e r r e a d ,
55 m a s t e r b y t e e n a b l e ,
56 m a s t e r r e a d d a t a ,
57 m a s t e r r e a d d a t a v a l i d ,
58 m a s t e r w a i t r e q u e s t
59 ) ;
60
61 p a r ame t e r DATAWIDTH = 32 ;
62 p a r ame t e r BYTEENABLEWIDTH = 4 ;
63 p a r ame t e r ADDRESSWIDTH = 32 ;
64 p a r ame t e r FIFODEPTH = 32 ;
65 p a r ame t e r FIFODEPTH LOG2 = 5 ;
66 p a r ame t e r FIFOUSEMEMORY = 1 ; / / s e t t o 0 t o use LEs i n s t e a d
67
68 i n p u t c l k ;
69 i n p u t r e s e t ;
70
71
72 / / c o n t r o l i n p u t s and o u t p u t s
73 i n p u t c o n t r o l f i x e d l o c a t i o n ;
74 i n p u t [ADDRESSWIDTH−1 :0 ] c o n t r o l r e a d b a s e ;
75 i n p u t [ADDRESSWIDTH−1 :0 ] c o n t r o l r e a d l e n g t h ;
76 i n p u t c o n t r o l g o ;
77 o u t p u t w i r e c o n t r o l d o n e ;
78 o u t p u t w i r e c o n t r o l e a r l y d o n e ; / / don ’ t use t h i s u n l e s s you know what you a r e do ing !
79
80 / / u s e r l o g i c i n p u t s and o u t p u t s
81 i n p u t u s e r r e a d b u f f e r ;
82 o u t p u t w i r e [DATAWIDTH−1 :0 ] u s e r b u f f e r d a t a ;
83 o u t p u t w i r e u s e r d a t a a v a i l a b l e ;
84
85 / / mas t e r i n p u t s and o u t p u t s
86 i n p u t m a s t e r w a i t r e q u e s t ;
87 i n p u t m a s t e r r e a d d a t a v a l i d ;
186
88 i n p u t [DATAWIDTH−1 :0 ] m a s t e r r e a d d a t a ;
89 o u t p u t w i r e [ADDRESSWIDTH−1 :0 ] m a s t e r a d d r e s s ;
90 o u t p u t w i r e ma s t e r r e a d ;
91 o u t p u t w i r e [BYTEENABLEWIDTH−1 :0 ] m a s t e r b y t e e n a b l e ;
92
93 / / i n t e r n a l c o n t r o l s i g n a l s
94 r eg c o n t r o l f i x e d l o c a t i o n d 1 ;
95 w i r e f i f o emp t y ;
96 r eg [ADDRESSWIDTH−1 :0 ] a d d r e s s ;
97 r eg [ADDRESSWIDTH−1 :0 ] l e n g t h ;
98 r eg [FIFODEPTH LOG2−1 :0 ] r e a d s p e n d i n g ;
99 w i r e i n c r em e n t a d d r e s s ;
100 w i r e t o o many p end i n g r e a d s ;
101 r eg t o o many p end i n g r e a d s d1 ;





107 / / r e g i s t e r i n g t h e c o n t r o l f i x e d l o c a t i o n b i t
108 a lways @ ( posedge c l k o r posedge r e s e t )
109 b eg in
110 i f ( r e s e t == 1)
111 b eg in
112 c o n t r o l f i x e d l o c a t i o n d 1 <= 0 ;
113 end
114 e l s e
115 b eg in
116 i f ( c o n t r o l g o == 1)
117 b eg in







125 / / mas t e r a d d r e s s l o g i c
126 a s s i g n ma s t e r a d d r e s s = a d d r e s s ;
127 a s s i g n ma s t e r b y t e e n a b l e = −1; / / a l l ones , a lways pe r f o rm ing word s i z e a c c e s s e s
128 a lways @ ( posedge c l k o r posedge r e s e t )
129 b eg in
130 i f ( r e s e t == 1)
131 b eg in
132 a d d r e s s <= 0 ;
133 end
134 e l s e
135 b eg in
136 i f ( c o n t r o l g o == 1)
137 b eg in
138 a d d r e s s <= c o n t r o l r e a d b a s e ;
139 end
140 e l s e i f ( ( i n c r em e n t a d d r e s s == 1) & ( c o n t r o l f i x e d l o c a t i o n d 1 == 0) )
141 b eg in







149 / / mas t e r l e n g t h l o g i c
150 a lways @ ( posedge c l k o r posedge r e s e t )
151 b eg in
152 i f ( r e s e t == 1)
153 b eg in
154 l e n g t h <= 0 ;
155 end
187
156 e l s e
157 b eg in
158 i f ( c o n t r o l g o == 1)
159 b eg in
160 l e n g t h <= c o n t r o l r e a d l e n g t h ;
161 end
162 e l s e i f ( i n c r em e n t a d d r e s s == 1)
163 b eg in







171 / / c o n t r o l l o g i c
172 a s s i g n t o o many p end i n g r e a d s = ( f i f o u s e d + r e a d s p e n d i n g ) >= ( FIFODEPTH − 4) ;
173 a s s i g n ma s t e r r e a d = ( l e n g t h != 0) & ( t o o many p end i n g r e a d s d1 == 0) ;
174 a s s i g n i n c r em e n t a d d r e s s = ( l e n g t h != 0) & ( t o o many p end i n g r e a d s d1 == 0) & (
m a s t e r w a i t r e q u e s t == 0) ;
175 a s s i g n c o n t r o l d o n e = ( r e a d s p e n d i n g == 0) & ( l e n g t h == 0) ; / / mas t e r done p o s t i n g
r e a d s and a l l r e a d s have r e t u r n e d
176 a s s i g n c o n t r o l e a r l y d o n e = ( l e n g t h == 0) ; / / i f you need a l l t h e pend ing r e a d s t o
r e t u r n t h en use ’ c o n t r o l d o n e ’ i n s t e a d o f t h i s s i g n a l
177
178
179 a lways @ ( posedge c l k )
180 b eg in
181 i f ( r e s e t == 1)
182 b eg in
183 t o o many p end i n g r e a d s d1 <= 0 ;
184 end
185 e l s e
186 b eg in






193 a lways @ ( posedge c l k o r posedge r e s e t )
194 b eg in
195 i f ( r e s e t == 1)
196 b eg in
197 r e a d s p e n d i n g <= 0 ;
198 end
199 e l s e
200 b eg in
201 i f ( i n c r em e n t a d d r e s s == 1)
202 b eg in
203 i f ( m a s t e r r e a d d a t a v a l i d == 0)
204 b eg in
205 r e a d s p e n d i n g <= r e a d s p e n d i n g + 1 ;
206 end
207 e l s e
208 b eg in
209 r e a d s p e n d i n g <= r e a d s p e n d i n g ; / / a r e ad was pos t ed , bu t a n o t h e r r e t u r n e d
210 end
211 end
212 e l s e
213 b eg in
214 i f ( m a s t e r r e a d d a t a v a l i d == 0)
215 b eg in
216 r e a d s p e n d i n g <= r e a d s p e n d i n g ; / / r e a d was no t po s t e d and no r e ad r e t u r n e d
217 end
218 e l s e
219 b eg in








227 / / r e ad d a t a f e e d i n g u s e r l o g i c
228 a s s i g n u s e r d a t a a v a i l a b l e = ! f i f o emp t y ;
229 s c f i f o t h e m a s t e r t o u s e r f i f o (
230 . a c l r ( r e s e t ) ,
231 . c l o ck ( c l k ) ,
232 . d a t a ( m a s t e r r e a d d a t a ) ,
233 . empty ( f i f o emp t y ) ,
234 . q ( u s e r b u f f e r d a t a ) ,
235 . r d r e q ( u s e r r e a d b u f f e r ) ,
236 . usedw ( f i f o u s e d ) ,
237 . wrreq ( m a s t e r r e a d d a t a v a l i d )
238 ) ;
239 de fparam t h e m a s t e r t o u s e r f i f o . lpm wid th = DATAWIDTH;
240 defparam t h e m a s t e r t o u s e r f i f o . lpm numwords = FIFODEPTH ;
241 defparam t h e m a s t e r t o u s e r f i f o . lpm showahead = ”ON” ;
242 defparam t h e m a s t e r t o u s e r f i f o . u s e e ab = (FIFOUSEMEMORY == 1) ? ”ON” : ”OFF” ;
243 defparam t h e m a s t e r t o u s e r f i f o . a d d r am o u t p u t r e g i s t e r = ”OFF” ;
244 defparam t h e m a s t e r t o u s e r f i f o . u nd e r f l ow ch e ck i n g = ”OFF” ;
245 defparam t h e m a s t e r t o u s e r f i f o . o v e r f l ow ch e c k i n g = ”OFF” ;
246
247 endmodule
Listing 16.12: Avalon-MM Latency Aware Read Master - Altera Template (latency aware read master.v)
16.3.14 Avalon-MM Write Master - Altera Template (write master.v)
1 /*
2 Lega l No t i c e : (C) 2007 A l t e r a Co r p o r a t i o n . A l l r i g h t s r e s e r v e d . Your
3 use o f A l t e r a Co rpo r a t i o n ’ s d e s i gn t o o l s , l o g i c f u n c t i o n s and o t h e r
4 s o f tw a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c f u n c t i o n s , and any
5 o u t p u t f i l e s any of t h e f o r e g o i n g ( i n c l u d i n g d ev i c e programming or
6 s im u l a t i o n f i l e s ) , and any a s s o c i a t e d documen t a t i on o r i n f o rm a t i o n a r e
7 e x p r e s s l y s u b j e c t t o t h e t e rms and c o n d i t i o n s o f t h e A l t e r a Program
8 L i c en s e S u b s c r i p t i o n Agreement o r o t h e r a p p l i c a b l e l i c e n s e agreement ,
9 i n c l u d i n g , w i t h o u t l i m i t a t i o n , t h a t your use i s f o r t h e s o l e pu rpo se
10 o f programming l o g i c d e v i c e s manu f ac t u r ed by A l t e r a and s o l d by A l t e r a
11 o r i t s a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e a p p l i c a b l e





17 Author : JCJB
18 Date : 11 /04 /2007
19
20 Th i s s imp l e w r i t e mas t e r i s p a s s ed a word a l i g n e d add r e s s , l e n g t h i n by t e s ,
21 and a ’ go ’ b i t . The mas t e r w i l l c o n t i n u e t o p o s t w r i t e s u n t i l t h e l e n g t h r e g i s t e r
22 r e a c h e s z e r o . When t h e l e n g t h r e g i s t e r r e a c h e s z e r o t h e ’ done ’ b i t i s a s s e r t e d .
23
24 To use t h i s mas t e r you must s imp ly d r i v e t h e c o n t r o l s i g n a l s i n t o t h i s b lock ,
25 and a l s o w r i t e t h e d a t a t o t h e exposed w r i t e FIFO . To r e ad from t h e exposed FIFO
26 use t h e ’ u s e r w r i t e b u f f e r ’ s i g n a l t o push d a t a i n t o t h e FIFO ’ u s e r b u f f e r d a t a ’ .
27 The s i g n a l ’ u s e r b u f f e r f u l l ’ i s a s s e r t e d whenever t h e exposed b u f f e r i s f u l l .





33 / / a l t e r a me s s a g e o f f 10230
34
189
35 module w r i t e m a s t e r (
36 c lk ,
37 r e s e t ,
38
39 / / c o n t r o l i n p u t s and o u t p u t s
40 c o n t r o l f i x e d l o c a t i o n ,
41 c o n t r o l w r i t e b a s e ,
42 c o n t r o l w r i t e l e n g t h ,
43 c o n t r o l g o ,
44 c o n t r o l d o n e ,
45
46 / / u s e r l o g i c i n p u t s and o u t p u t s
47 u s e r w r i t e b u f f e r ,
48 u s e r b u f f e r d a t a ,
49 u s e r b u f f e r f u l l ,
50
51 / / mas t e r i n p u t s and o u t p u t s
52 ma s t e r a d d r e s s ,
53 m a s t e r w r i t e ,
54 m a s t e r b y t e e n a b l e ,
55 m a s t e r w r i t e d a t a ,




60 p a r ame t e r DATAWIDTH = 32 ;
61 p a r ame t e r BYTEENABLEWIDTH = 4 ;
62 p a r ame t e r ADDRESSWIDTH = 32 ;
63 p a r ame t e r FIFODEPTH = 32 ;
64 p a r ame t e r FIFODEPTH LOG2 = 5 ;




69 i n p u t c l k ;
70 i n p u t r e s e t ;
71
72 / / c o n t r o l i n p u t s and o u t p u t s
73 i n p u t c o n t r o l f i x e d l o c a t i o n ; / / t h i s on ly makes s e n s e t o en ab l e when MAXBURSTCOUNT = 1
74 i n p u t [ADDRESSWIDTH−1 :0 ] c o n t r o l w r i t e b a s e ;
75 i n p u t [ADDRESSWIDTH−1 :0 ] c o n t r o l w r i t e l e n g t h ;
76 i n p u t c o n t r o l g o ;
77 o u t p u t w i r e c o n t r o l d o n e ;
78
79 / / u s e r l o g i c i n p u t s and o u t p u t s
80 i n p u t u s e r w r i t e b u f f e r ;
81 i n p u t [DATAWIDTH−1 :0 ] u s e r b u f f e r d a t a ;
82 o u t p u t w i r e u s e r b u f f e r f u l l ;
83
84 / / mas t e r i n p u t s and o u t p u t s
85 i n p u t m a s t e r w a i t r e q u e s t ;
86 o u t p u t w i r e [ADDRESSWIDTH−1 :0 ] m a s t e r a d d r e s s ;
87 o u t p u t w i r e m a s t e r w r i t e ;
88 o u t p u t w i r e [BYTEENABLEWIDTH−1 :0 ] m a s t e r b y t e e n a b l e ;
89 o u t p u t w i r e [DATAWIDTH−1 :0 ] m a s t e r w r i t e d a t a ;
90
91
92 / / i n t e r n a l c o n t r o l s i g n a l s
93 r eg c o n t r o l f i x e d l o c a t i o n d 1 ;
94 r eg [ADDRESSWIDTH−1 :0 ] a d d r e s s ; / / t h i s i n c r emen t s f o r each word
95 r eg [ADDRESSWIDTH−1 :0 ] l e n g t h ;
96 w i r e i n c r em e n t a d d r e s s ; / / t h i s i n c r emen t s t h e ’ add r e s s ’ r e g i s t e r when w r i t e i s
a s s e r t e d and w a i t r e q u e s t i s de− a s s e r t e d
97 w i r e r e a d f i f o ;





102 / / r e g i s t e r i n g t h e c o n t r o l f i x e d l o c a t i o n b i t
103 a lways @ ( posedge c l k o r posedge r e s e t )
104 b eg in
105 i f ( r e s e t == 1)
106 b eg in
107 c o n t r o l f i x e d l o c a t i o n d 1 <= 0 ;
108 end
109 e l s e
110 b eg in
111 i f ( c o n t r o l g o == 1)
112 b eg in







120 / / mas t e r word i n c r emen t c o u n t e r
121 a lways @ ( posedge c l k o r posedge r e s e t )
122 b eg in
123 i f ( r e s e t == 1)
124 b eg in
125 a d d r e s s <= 0 ;
126 end
127 e l s e
128 b eg in
129 i f ( c o n t r o l g o == 1)
130 b eg in
131 a d d r e s s <= c o n t r o l w r i t e b a s e ;
132 end
133 e l s e i f ( ( i n c r em e n t a d d r e s s == 1) & ( c o n t r o l f i x e d l o c a t i o n d 1 == 0) )
134 b eg in






141 / / mas t e r l e n g t h l o g i c
142 a lways @ ( posedge c l k o r posedge r e s e t )
143 b eg in
144 i f ( r e s e t == 1)
145 b eg in
146 l e n g t h <= 0 ;
147 end
148 e l s e
149 b eg in
150 i f ( c o n t r o l g o == 1)
151 b eg in
152 l e n g t h <= c o n t r o l w r i t e l e n g t h ;
153 end
154 e l s e i f ( i n c r em e n t a d d r e s s == 1)
155 b eg in







163 / / c o n t r o l l e d s i g n a l s go ing t o t h e mas t e r / c o n t r o l p o r t s
164 a s s i g n ma s t e r a d d r e s s = a d d r e s s ;
165 a s s i g n ma s t e r b y t e e n a b l e = −1; / / a l l ones , a lways pe r f o rm ing word s i z e a c c e s s e s
166 a s s i g n c o n t r o l d o n e = ( l e n g t h == 0) ;
167 a s s i g n m a s t e r w r i t e = ( u s e r b u f f e r emp t y == 0) & ( c o n t r o l d o n e == 0) ;
168
191
169 a s s i g n i n c r em e n t a d d r e s s = ( u s e r b u f f e r emp t y == 0) & ( m a s t e r w a i t r e q u e s t == 0) & (
c o n t r o l d o n e == 0) ;
170 a s s i g n r e a d f i f o = i n c r em e n t a d d r e s s ;
171
172 / / wr i t e d a t a f e ed by u s e r l o g i c
173 s c f i f o t h e u s e r t o m a s t e r f i f o (
174 . a c l r ( r e s e t ) ,
175 . c l o ck ( c l k ) ,
176 . d a t a ( u s e r b u f f e r d a t a ) ,
177 . f u l l ( u s e r b u f f e r f u l l ) ,
178 . empty ( u s e r b u f f e r emp t y ) ,
179 . q ( m a s t e r w r i t e d a t a ) ,
180 . r d r e q ( r e a d f i f o ) ,
181 . wrreq ( u s e r w r i t e b u f f e r )
182 ) ;
183 de fparam t h e u s e r t o m a s t e r f i f o . lpm wid th = DATAWIDTH;
184 defparam t h e u s e r t o m a s t e r f i f o . lpm numwords = FIFODEPTH ;
185 defparam t h e u s e r t o m a s t e r f i f o . lpm showahead = ”ON” ;
186 defparam t h e u s e r t o m a s t e r f i f o . u s e e ab = (FIFOUSEMEMORY == 1) ? ”ON” : ”OFF” ;
187 defparam t h e u s e r t o m a s t e r f i f o . a d d r am o u t p u t r e g i s t e r = ”OFF” ;
188 defparam t h e u s e r t o m a s t e r f i f o . u nd e r f l ow ch e ck i n g = ”OFF” ;
189 defparam t h e u s e r t o m a s t e r f i f o . o v e r f l ow ch e c k i n g = ”OFF” ;
190
191 endmodule
Listing 16.13: Avalon-MM Write Master (write master.v)
16.3.15 Avalon-MM Burst Write Master (burst write master.v)
1 /*
2 Lega l No t i c e : (C) 2007 A l t e r a Co r p o r a t i o n . A l l r i g h t s r e s e r v e d . Your
3 use o f A l t e r a Co rpo r a t i o n ’ s d e s i gn t o o l s , l o g i c f u n c t i o n s and o t h e r
4 s o f tw a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c f u n c t i o n s , and any
5 o u t p u t f i l e s any of t h e f o r e g o i n g ( i n c l u d i n g d ev i c e programming or
6 s im u l a t i o n f i l e s ) , and any a s s o c i a t e d documen t a t i on o r i n f o rm a t i o n a r e
7 e x p r e s s l y s u b j e c t t o t h e t e rms and c o n d i t i o n s o f t h e A l t e r a Program
8 L i c en s e S u b s c r i p t i o n Agreement o r o t h e r a p p l i c a b l e l i c e n s e agreement ,
9 i n c l u d i n g , w i t h o u t l i m i t a t i o n , t h a t your use i s f o r t h e s o l e pu rpo se
10 o f programming l o g i c d e v i c e s manu f ac t u r ed by A l t e r a and s o l d by A l t e r a
11 o r i t s a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e a p p l i c a b l e





17 Author : JCJB
18 Date : 11 /04 /2007
19
20 Th i s b u r s t i n g w r i t e mas t e r i s p a s s ed a word a l i g n e d add r e s s , l e n g t h i n by t e s ,
21 and a ’ go ’ b i t . The mas t e r w i l l c o n t i n u e t o p o s t f u l l l e n g t h b u r s t s u n t i l
22 t h e l e n g t h r e g i s t e r r e a c h e s a v a l u e l e s s t h an a f u l l b u r s t . A s i n g l e f i n a l
23 b u r s t i s t h en po s t e d when enough d a t a has been b u f f e r e d and t h en t h e done b i t
24 w i l l be a s s e r t e d .
25
26 To use t h i s mas t e r you must s imp ly d r i v e t h e c o n t r o l s i g n a l s i n t o t h i s b lock ,
27 and a l s o w r i t e t h e d a t a t o t h e exposed w r i t e FIFO . To r e ad from t h e exposed FIFO
28 use t h e ’ u s e r w r i t e b u f f e r ’ s i g n a l t o push d a t a i n t o t h e FIFO ’ u s e r b u f f e r d a t a ’ .
29 The s i g n a l ’ u s e r b u f f e r f u l l ’ i s a s s e r t e d whenever t h e exposed b u f f e r i s f u l l .




34 / / a l t e r a me s s a g e o f f 10230
35
36
37 module b u r s t w r i t e m a s t e r (
192
38 c lk ,
39 r e s e t ,
40
41 / / c o n t r o l i n p u t s and o u t p u t s
42 c o n t r o l f i x e d l o c a t i o n ,
43 c o n t r o l w r i t e b a s e ,
44 c o n t r o l w r i t e l e n g t h ,
45 c o n t r o l g o ,
46 c o n t r o l d o n e ,
47
48 / / u s e r l o g i c i n p u t s and o u t p u t s
49 u s e r w r i t e b u f f e r ,
50 u s e r b u f f e r d a t a ,
51 u s e r b u f f e r f u l l ,
52
53 / / mas t e r i n p u t s and o u t p u t s
54 ma s t e r a d d r e s s ,
55 m a s t e r w r i t e ,
56 m a s t e r b y t e e n a b l e ,
57 m a s t e r w r i t e d a t a ,
58 m a s t e r b u r s t c o u n t ,




63 p a r ame t e r DATAWIDTH = 32 ;
64 p a r ame t e r MAXBURSTCOUNT = 4 ;
65 p a r ame t e r BURSTCOUNTWIDTH = 3 ;
66 p a r ame t e r BYTEENABLEWIDTH = 4 ;
67 p a r ame t e r ADDRESSWIDTH = 32 ;
68 p a r ame t e r FIFODEPTH = 32 ; / / must be a t l e a s t tw i c e MAXBURSTCOUNT in o r d e r t o be
e f f i c i e n t
69 p a r ame t e r FIFODEPTH LOG2 = 5 ;




74 i n p u t c l k ;
75 i n p u t r e s e t ;
76
77 / / c o n t r o l i n p u t s and o u t p u t s
78 i n p u t c o n t r o l f i x e d l o c a t i o n ; / / t h i s on ly makes s e n s e t o en ab l e when MAXBURSTCOUNT = 1
79 i n p u t [ADDRESSWIDTH−1 :0 ] c o n t r o l w r i t e b a s e ;
80 i n p u t [ADDRESSWIDTH−1 :0 ] c o n t r o l w r i t e l e n g t h ;
81 i n p u t c o n t r o l g o ;
82 o u t p u t w i r e c o n t r o l d o n e ;
83
84 / / u s e r l o g i c i n p u t s and o u t p u t s
85 i n p u t u s e r w r i t e b u f f e r ;
86 i n p u t [DATAWIDTH−1 :0 ] u s e r b u f f e r d a t a ;
87 o u t p u t w i r e u s e r b u f f e r f u l l ;
88
89 / / mas t e r i n p u t s and o u t p u t s
90 i n p u t m a s t e r w a i t r e q u e s t ;
91 o u t p u t r eg [ADDRESSWIDTH−1 :0 ] m a s t e r a d d r e s s ;
92 o u t p u t w i r e m a s t e r w r i t e ;
93 o u t p u t w i r e [BYTEENABLEWIDTH−1 :0 ] m a s t e r b y t e e n a b l e ;
94 o u t p u t w i r e [DATAWIDTH−1 :0 ] m a s t e r w r i t e d a t a ;
95 o u t p u t r eg [BURSTCOUNTWIDTH−1 :0 ] m a s t e r b u r s t c o u n t ;
96
97 / / i n t e r n a l c o n t r o l s i g n a l s
98 r eg c o n t r o l f i x e d l o c a t i o n d 1 ;
99 r eg [ADDRESSWIDTH−1 :0 ] l e n g t h ;
100 w i r e f i n a l s h o r t b u r s t e n a b l e ; / / when t h e l e n g t h i s l e s s t h an MAXBURSTCOUNT * # of
b y t e s pe r word (BYTEENABLEWIDTH) ( i . e . end o f t h e t r a n s f e r )
101 w i r e f i n a l s h o r t b u r s t r e a d y ; / / when t h e r e i s enough d a t a i n t h e FIFO f o r t h e f i n a l
b u r s t
193
102 w i r e [BURSTCOUNTWIDTH−1 :0 ] b u r s t b o u n d a r y wo r d a d d r e s s ; / / r e p r e s e n t s t h e word o f f s e t
w i t h i n t h e b u r s t boundary
103 w i r e [BURSTCOUNTWIDTH−1 :0 ] f i r s t s h o r t b u r s t c o u n t ;
104 w i r e [BURSTCOUNTWIDTH−1 :0 ] f i n a l s h o r t b u r s t c o u n t ;
105 w i r e f i r s t s h o r t b u r s t e n a b l e ; / / when t h e t r a n s f e r doesn ’ t s t a r t on a b u r s t boundary
106 w i r e f i r s t s h o r t b u r s t r e a d y ; / / when t h e r e i s enough d a t a i n t h e FIFO t o g e t t h e
mas t e r back i n t o b u r s t a l i g nmen t
107 w i r e f u l l b u r s t r e a d y ; / / when t h e r e i s enough d a t a i n t h e FIFO f o r a f u l l b u r s t
108 w i r e i n c r em e n t a d d r e s s ; / / t h i s i n c r emen t s t h e ’ add r e s s ’ r e g i s t e r when w r i t e i s
a s s e r t e d and w a i t r e q u e s t i s de− a s s e r t e d
109 w i r e b u r s t b e g i n ; / / used t o r e g i s t e r t h e r e g i s t e r s ’ b u r s t a d d r e s s ’ and ’ b u r s t c o u n t d 1
’ a s we l l a s d r i v e t h e m a s t e r a d d r e s s and b u r s t c o u n t muxes
110 w i r e r e a d f i f o ;
111 w i r e [ FIFODEPTH LOG2−1 :0 ] f i f o u s e d ; / / go ing t o combined used wi th t h e f u l l b i t
112 w i r e [BURSTCOUNTWIDTH−1 :0 ] b u r s t c o u n t ; / / watermark of t h e FIFO , i t has a l a t e n c y o f 2
c y c l e s
113 r eg [BURSTCOUNTWIDTH−1 :0 ] b u r s t c o u n t e r ;
114 r eg f i r s t t r a n s f e r ; / / need t o keep t r a c k of t h e f i r s t b u r s t so t h a t we don ’ t




118 / / r e g i s t e r i n g t h e c o n t r o l f i x e d l o c a t i o n b i t
119 a lways @ ( posedge c l k o r posedge r e s e t )
120 b eg in
121 i f ( r e s e t == 1)
122 b eg in
123 c o n t r o l f i x e d l o c a t i o n d 1 <= 0 ;
124 end
125 e l s e
126 b eg in
127 i f ( c o n t r o l g o == 1)
128 b eg in






135 / / s e t when c o n t r o l g o f i r e s , and r e s e t once t h e f i r s t b u r s t s t a r t s
136 a lways @ ( posedge c l k o r posedge r e s e t )
137 b eg in
138 i f ( r e s e t == 1)
139 b eg in
140 f i r s t t r a n s f e r <= 0 ;
141 end
142 e l s e
143 b eg in
144 i f ( c o n t r o l g o == 1)
145 b eg in
146 f i r s t t r a n s f e r <= 1 ;
147 end
148 e l s e i f ( b u r s t b e g i n == 1)
149 b eg in






156 / / mas t e r a d d r e s s ( h e l d c o n s t a n t d u r i n g b u r s t )
157 a lways @ ( posedge c l k o r posedge r e s e t )
158 b eg in
159 i f ( r e s e t == 1)
160 b eg in
161 m a s t e r a d d r e s s <= 0 ;
162 end
163 e l s e
194
164 b eg in
165 i f ( c o n t r o l g o == 1)
166 b eg in
167 m a s t e r a d d r e s s <= c o n t r o l w r i t e b a s e ;
168 end
169 e l s e i f ( ( f i r s t t r a n s f e r == 0) & ( b u r s t b e g i n == 1) & ( c o n t r o l f i x e d l o c a t i o n d 1 ==
0) )
170 b eg in
171 m a s t e r a d d r e s s <= ma s t e r a d d r e s s + ( m a s t e r b u r s t c o u n t * BYTEENABLEWIDTH) ; / / we






177 / / mas t e r l e n g t h l o g i c
178 a lways @ ( posedge c l k o r posedge r e s e t )
179 b eg in
180 i f ( r e s e t == 1)
181 b eg in
182 l e n g t h <= 0 ;
183 end
184 e l s e
185 b eg in
186 i f ( c o n t r o l g o == 1)
187 b eg in
188 l e n g t h <= c o n t r o l w r i t e l e n g t h ;
189 end
190 e l s e i f ( i n c r em e n t a d d r e s s == 1)
191 b eg in







199 / / r e g i s t e r t h e mas t e r b u r s t c o u n t ( h e l d c o n s t a n t d u r i n g b u r s t )
200 a lways @ ( posedge c l k o r posedge r e s e t )
201 b eg in
202 i f ( r e s e t == 1)
203 b eg in
204 m a s t e r b u r s t c o u n t <= 0 ;
205 end
206 e l s e
207 b eg in
208 i f ( b u r s t b e g i n == 1)
209 b eg in







217 / / b u r s t c o un t e r . Th i s i s s e t t o t h e b u r s t coun t be ing po s t e d t h en coun t s down when
each word
218 / / of d a t a goes ou t . I f i t r e a c h e s 0 ( i . e . no t r e l o a d e d a f t e r 1 ) t h en t h e mas t e r s t a l l s
due t o
219 / / a l a c k o f d a t a t o p o s t a new b u r s t .
220 a lways @ ( posedge c l k o r posedge r e s e t )
221 b eg in
222 i f ( r e s e t == 1)
223 b eg in
224 b u r s t c o u n t e r <= 0 ;
225 end
226 e l s e
227 b eg in
195
228 i f ( c o n t r o l g o == 1)
229 b eg in
230 b u r s t c o u n t e r <= 0 ;
231 end
232 e l s e i f ( b u r s t b e g i n == 1)
233 b eg in
234 b u r s t c o u n t e r <= b u r s t c o u n t ;
235 end
236 e l s e i f ( i n c r em e n t a d d r e s s == 1) / / dec r emen t s each wr i t e , b u r s t c o u n t e r w i l l on ly
h i t 0 i f b u r s t beg in doesn ’ t f i r e on t h e nex t c y c l e
237 b eg in








246 / / b u r s t b o und a r i e s a r e on t h e mas t e r ” wid th * maximum b u r s t coun t ” . The b u r s t boundary
word a d d r e s s w i l l be used t o d e t e rm i n e how f a r o f f t h e boundary t h e t r a n s f e r s t a r t s
from .
247 a s s i g n b u r s t b o u n d a r y wo r d a d d r e s s = ( ( m a s t e r a d d r e s s / BYTEENABLEWIDTH) & (
MAXBURSTCOUNT − 1) ) ;
248
249 / / f i r s t s h o r t b u r s t e n ab l e w i l l on ly be a c t i v e on t h e f i r s t t r a n s f e r ( i f a p p l i c a b l e ) .
I t w i l l e i t h e r p o s t t h e amount o f words r ema i n i ng t o r e a ch t h e end of t h e b u r s t
250 / / boundary o r p o s t t h e r ema i nde r o f t h e t r a n s f e r wh icheve r i s s h o r t e r . I f t h e t r a n s f e r
i s ve ry s h o r t and no t a l i g n e d on a b u r s t boundary t h en t h e same l o g i c as t h e f i n a l
s h o r t t r a n s f e r i s used
251 a s s i g n f i r s t s h o r t b u r s t e n a b l e = ( b u r s t b o u n d a r y wo r d a d d r e s s != 0) & ( f i r s t t r a n s f e r
== 1) ;
252 a s s i g n f i r s t s h o r t b u r s t c o u n t = ( ( b u r s t b o u n d a r y wo r d a d d r e s s & 1 ’ b1 ) == 1 ’ b1 ) ? 1 : / /
i f t h e b u r s t boundary i sn ’ t a m u l t i p l e o f 2 t h en must p o s t a b u r s t o f 1 t o g e t t o a
mu l t i p l e o f 2 f o r t h e nex t b u r s t
253 ( ( (MAXBURSTCOUNT − b u r s t b o u n d a r y wo r d a d d r e s s ) < ( l e n g t h /
BYTEENABLEWIDTH) ) ?
254 (MAXBURSTCOUNT − b u r s t b o u n d a r y wo r d a d d r e s s ) : f i n a l s h o r t b u r s t c o u n t )
;
255 a s s i g n f i r s t s h o r t b u r s t r e a d y = ( f i f o u s e d > f i r s t s h o r t b u r s t c o u n t ) | ( ( f i f o u s e d ==
f i r s t s h o r t b u r s t c o u n t ) & ( b u r s t c o u n t e r == 0) ) ;
256
257 / / when t h e r e i sn ’ t enough d a t a f o r a f u l l b u r s t a t t h e end of t h e t r a n s f e r a s h o r t
b u r s t i s s e n t ou t i n s t e a d
258 a s s i g n f i n a l s h o r t b u r s t e n a b l e = ( l e n g t h < (MAXBURSTCOUNT * BYTEENABLEWIDTH) ) ;
259 a s s i g n f i n a l s h o r t b u r s t c o u n t = ( l e n g t h /BYTEENABLEWIDTH) ;
260 a s s i g n f i n a l s h o r t b u r s t r e a d y = ( f i f o u s e d > f i n a l s h o r t b u r s t c o u n t ) | ( ( f i f o u s e d ==
f i n a l s h o r t b u r s t c o u n t ) & ( b u r s t c o u n t e r == 0) ) ; / / t h i s w i l l add a one c y c l e
s t a l l be tween b u r s t s , s i n c e f i f o u s e d has a c y c l e o f l a t e n c y , t h i s on ly a f f e c t s t h e
l a s t b u r s t
261
262 / / s i n c e t h e f i f o has a l a t e n c y of 1 we need t o make s u r e we don ’ t unde r f low
263 a s s i g n f u l l b u r s t r e a d y = ( f i f o u s e d > MAXBURSTCOUNT) | ( ( f i f o u s e d == MAXBURSTCOUNT) &
( b u r s t c o u n t e r == 0) ) ; / / when f i f o used watermark e q u a l s t h e b u r s t coun t t h e
s t a t ema c h i n e must s t a l l f o r one cyc l e , t h i s w i l l make s u r e t h a t when a b u r s t b e g i n s
t h e r e r e a l l y i s enough d a t a p r e s e n t i n t h e FIFO
264
265
266 a s s i g n ma s t e r b y t e e n a b l e = −1; / / a l l ones , a lways pe r f o rm ing word s i z e a c c e s s e s
267 a s s i g n c o n t r o l d o n e = ( l e n g t h == 0) ;
268 a s s i g n m a s t e r w r i t e = ( c o n t r o l d o n e == 0) & ( b u r s t c o u n t e r != 0) ; / / b u r s t c o u n t e r = 0
means t h e t r a n s f e r i s done , o r no t enough d a t a i n t h e f i f o f o r a new b u r s t
269
270 / / f i f o c o n t r o l s and t h e b u r s t b e g i n r e s p o n s i b l e f o r t im i ng most o f t h e c i r c u i t ,
b u r s t b e g i n s t a r t s t h e w r i t i n g s t a t ema c h i n e
271 a s s i g n b u r s t b e g i n = ( ( ( f i r s t s h o r t b u r s t e n a b l e == 1) & ( f i r s t s h o r t b u r s t r e a d y == 1) )
272 | ( ( f i n a l s h o r t b u r s t e n a b l e == 1) & ( f i n a l s h o r t b u r s t r e a d y == 1) )
273 | ( f u l l b u r s t r e a d y == 1) )
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274 & ( c o n t r o l d o n e == 0) / / s i n c e t h e FIFO can have d a t a b e f o r e t h e mas t e r
s t a r t s we need t o d i s a b l e t h i s b i t from f i r i n g when l e n g t h = 0
275 & ( ( b u r s t c o u n t e r == 0) | ( ( b u r s t c o u n t e r == 1) & ( m a s t e r w a i t r e q u e s t == 0) &
( l e n g t h > (MAXBURSTCOUNT * BYTEENABLEWIDTH) ) ) ) ; / / need t o make a s h o r t
f i n a l b u r s t doesn ’ t s t a r t r i g h t a f t e r a f u l l b u r s t c omp l e t e s .
276
277 a s s i g n b u r s t c o u n t = ( f i r s t s h o r t b u r s t e n a b l e == 1) ? f i r s t s h o r t b u r s t c o u n t : / /
a l i g nmen t c o r r e c t i o n g e t s p r i o r i t y , i f t h e t r a n s f e r i s s h o r t and un a l i g n e d t h i s w i l l
cove r bo th
278 ( f i n a l s h o r t b u r s t e n a b l e == 1) ? f i n a l s h o r t b u r s t c o u n t : MAXBURSTCOUNT;
279
280 a s s i g n i n c r em e n t a d d r e s s = ( m a s t e r w r i t e == 1) & ( m a s t e r w a i t r e q u e s t == 0) ; / / w r i t i n g
i s o c c u r i n g w i t h ou t wa i t s t a t e s




285 / / wr i t e d a t a f e ed by u s e r l o g i c
286 s c f i f o t h e u s e r t o m a s t e r f i f o (
287 . a c l r ( r e s e t ) ,
288 . usedw ( f i f o u s e d ) ,
289 . c l o ck ( c l k ) ,
290 . d a t a ( u s e r b u f f e r d a t a ) ,
291 . a l m o s t f u l l ( u s e r b u f f e r f u l l ) ,
292 . q ( m a s t e r w r i t e d a t a ) ,
293 . r d r e q ( r e a d f i f o ) ,
294 . wrreq ( u s e r w r i t e b u f f e r )
295 ) ;
296 de fparam t h e u s e r t o m a s t e r f i f o . lpm wid th = DATAWIDTH;
297 defparam t h e u s e r t o m a s t e r f i f o . lpm numwords = FIFODEPTH ;
298 defparam t h e u s e r t o m a s t e r f i f o . lpm showahead = ”ON” ;
299 defparam t h e u s e r t o m a s t e r f i f o . a l m o s t f u l l v a l u e = ( FIFODEPTH − 2) ;
300 defparam t h e u s e r t o m a s t e r f i f o . u s e e ab = (FIFOUSEMEMORY == 1) ? ”ON” : ”OFF” ;
301 defparam t h e u s e r t o m a s t e r f i f o . a d d r am o u t p u t r e g i s t e r = ”OFF” ; / / makes t im i ng t h e
b u r s t b eg in s i n g l e s i m p l i e r
302 defparam t h e u s e r t o m a s t e r f i f o . u nd e r f l ow ch e ck i n g = ”OFF” ;
303 defparam t h e u s e r t o m a s t e r f i f o . o v e r f l ow ch e c k i n g = ”OFF” ;
304
305 endmodule
Listing 16.14: Avalon-MM Burst Write Master - Altera Template (burst write master.v)
16.3.16 Avalon-MM Interrupt Logic - Altera Template (interrupt logic.v)
1 module i n t e r r u p t l o g i c (
2 c lk ,
3 r e s e t ,
4 d a t a i n ,
5 w r i t e ,
6 w r i t e d a t a ,
7 a dd r e s s d e code ,
8 i r q ma s k r e g e n ,
9 e d g e c a p t u r e r e g e n ,
10 r e a d d a t a ,
11 i r q o u t
12 ) ;
13
14 p a r ame t e r DATA WIDTH = 32 ;
15
16 i n p u t c l k ;
17 i n p u t r e s e t ;
18 i n p u t [DATA WIDTH−1 :0 ] d a t a i n ;
19 i n p u t w r i t e ;
20 i n p u t [DATA WIDTH−1 :0 ] w r i t e d a t a ;
21 i n p u t a d d r e s s d e c o d e ;
22 i n p u t i r q ma s k r e g e n ;
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23 i n p u t e d g e c a p t u r e r e g e n ;
24 o u t p u t r eg [DATA WIDTH−1 :0 ] r e a d d a t a ;
25 o u t p u t w i r e i r q o u t ;
26
27 / / i n t e r n a l l o g i c
28 r eg [DATA WIDTH−1 :0 ] d a t a i n d 1 ;
29 r eg [DATA WIDTH−1 :0 ] d a t a i n d 2 ;
30 r eg [DATA WIDTH−1 :0 ] d a t a i n d 3 ;
31 w i r e [DATA WIDTH−1 :0 ] e d g e d e t e c t ;
32 r eg [DATA WIDTH−1 :0 ] e d g e c a p t u r e ;
33 r eg [DATA WIDTH−1 :0 ] i r q mask ;
34 w i r e e d g e c a p t u r e w r s t r o b e ;
35 w i r e i r q m a s k w r s t r o b e ;
36 w i r e [DATA WIDTH−1 :0 ] r e adda t a mux ;
37
38
39 / / i n t e r r u p t mask r e g i s t e r
40 a lways @ ( posedge c l k o r posedge r e s e t )
41 b eg in
42 i f ( r e s e t == 1)
43 b eg in
44 i r q mask <= 0 ;
45 end
46 e l s e i f ( i r q m a s k w r s t r o b e )
47 b eg in




52 / / doub l e r e g i s t e r s f o r a synch ronous i n p u t and a s s u r e m e t a s t a b i l i t y
53 a lways @ ( posedge c l k o r posedge r e s e t )
54 b eg in
55 i f ( r e s e t == 1)
56 b eg in
57 d a t a i n d 1 <= 0 ;
58 d a t a i n d 2 <= 0 ;
59 end
60 e l s e
61 b eg in
62 d a t a i n d 1 <= d a t a i n ;




67 / / edge d e t e c t i o n l o g i c
68 a lways @ ( posedge c l k o r posedge r e s e t )
69 b eg in
70 i f ( r e s e t == 1)
71 b eg in
72 d a t a i n d 3 <= 0 ;
73 end
74 e l s e
75 b eg in




80 a s s i g n e d g e d e t e c t = d a t a i n d 2 & ˜ d a t a i n d 3 ;
81
82 / / edge c a p t u r e r e g i s t e r s w i th s e p a r a t e c l e a r b i t
83 g e n e r a t e
84 genva r BIT ;
85 f o r ( BIT = 0 ; BIT < DATA WIDTH; BIT = BIT + 1)
86 b eg in : e d g e c a p t u r e g e n e r a t i o n
87 a lways @ ( posedge c l k o r posedge r e s e t )
88 b eg in
89 i f ( r e s e t == 1)
90 b eg in
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91 e d g e c a p t u r e [ BIT ] <= 0 ;
92 end
93 e l s e
94 b eg in
95 i f ( e d g e c a p t u r e w r s t r o b e && w r i t e d a t a [ BIT ] )
96 e d g e c a p t u r e [ BIT ] <= 0 ;
97 e l s e i f ( e d g e d e t e c t [ BIT ] )




102 e n d g e n e r a t e
103
104 / / r e g i s t e r t h e r e adda t a mux
105 a lways @ ( posedge c l k o r posedge r e s e t )
106 b eg in
107 i f ( r e s e t == 1)
108 b eg in
109 r e a d d a t a <= 0 ;
110 end
111 e l s e
112 b eg in





118 a s s i g n r eadda t a mux = ( {DATA WIDTH { ( i r q ma s k r e g e n == 1 ’ b1 ) } } & i rq mask ) | ( {DATA WIDTH
{ ( e d g e c a p t u r e r e g e n == 1 ’ b1 ) } } & edg e c a p t u r e ) ;
119 a s s i g n i r q m a s k w r s t r o b e = ( w r i t e == 1 ’ b1 ) && ( a dd r e s s d e c o d e == 1 ’ b1 ) && (
i r q ma s k r e g e n == 1 ’ b1 ) ;
120 a s s i g n e d g e c a p t u r e w r s t r o b e = ( w r i t e == 1 ’ b1 ) && ( a dd r e s s d e c o d e == 1 ’ b1 ) && (
e d g e c a p t u r e r e g e n == 1 ’ b1 ) ;
121 a s s i g n i r q o u t = | ( e d g e c a p t u r e & i r q mask ) ;
122
123 endmodule
Listing 16.15: Avalon-MM Interrupt Logic - Altera Template (interrupt logic.v)
16.3.17 Avalon-MM Slave Template - Altera Template (slave template.v)
1 /*
2 Lega l No t i c e : (C) 2009 A l t e r a Co r p o r a t i o n . A l l r i g h t s r e s e r v e d . Your
3 use o f A l t e r a Co rpo r a t i o n ’ s d e s i gn t o o l s , l o g i c f u n c t i o n s and o t h e r
4 s o f tw a r e and t o o l s , and i t s AMPP p a r t n e r l o g i c f u n c t i o n s , and any
5 o u t p u t f i l e s any of t h e f o r e g o i n g ( i n c l u d i n g d ev i c e programming or
6 s im u l a t i o n f i l e s ) , and any a s s o c i a t e d documen t a t i on o r i n f o rm a t i o n a r e
7 e x p r e s s l y s u b j e c t t o t h e t e rms and c o n d i t i o n s o f t h e A l t e r a Program
8 L i c en s e S u b s c r i p t i o n Agreement o r o t h e r a p p l i c a b l e l i c e n s e agreement ,
9 i n c l u d i n g , w i t h o u t l i m i t a t i o n , t h a t your use i s f o r t h e s o l e pu rpo se
10 o f programming l o g i c d e v i c e s manu f ac t u r ed by A l t e r a and s o l d by A l t e r a
11 o r i t s a u t h o r i z e d d i s t r i b u t o r s . P l e a s e r e f e r t o t h e a p p l i c a b l e





17 Th i s s l a v e component has a p a r am e t e r i z a b l e d a t a wid th and 16 i n p u t / ou t p u t
18 words . There a r e f i v e modes f o r each a d d r e s s a b l e word i n t h i s component
19 a s f o l l ow s :
20
21 Mode = 0 −−> Outpu t on ly
22 Mode = 1 −−> I n p u t on ly
23 Mode = 2 −−> Outpu t and i n p u t ( i n d e p end en t I /O, d e f a u l t )
24 Mode = 3 −−> Outpu t w i th loopback ( s o f tw a r e r e a d a b l e o u t p u t r e g i s t e r s )
25 Mode = 4 −−> Di s ab l e d
199
26
27 Th i s component i s a lways a v a i l a b l e so t h e w a i t r e q u e s t s i g n a l i s no t used
28 and i t has f i x e d r e ad and w r i t e l a t e n c i e s . The w r i t e l a t e n c y i s 0 and t h e
29 r e ad l a t e n c y i s 3 c y c l e s . I f you a t t emp t t o a c c e s s a l o c a t i o n t h a t doesn ’ t
30 s u p p o r t t h e n e c e s s a r y f u n c t i o n a l i t y t h en you w i l l e i t h e r w r i t e t o a
31 non− e x i s t e n t r e g i s t e r ( w r i t e t o space ) o r w i l l r e adback 0 as t h e i n p u t s
32 w i l l be grounded i f t h ey a r e d i s a b l e d . I n p u t s o r o u t p u t s t h a t a r e removed
33 w i l l be due t o t h e component t c l f i l e s t u b b i n g t h e s i g n a l s . D i s a b l e d o u t p u t s
34 w i l l no t be exposed a t t h e t op of t h e sys tem and t h e Qua r t u s I I s o f tw a r e
35 w i l l o p t im i z e t h e r e g i s t e r away . D i s ab l e d i n p u t s ( e x c e p t i n t h e loopback
36 mode ) w i l l no t be exposed a t t h e t op and i n t e r n a l l y be wi red t o ground .
37 The Qua r t u s I I s o f tw a r e as a r e s u l t w i l l o p t im i z e t h e i n p u t r e g i s t e r s t o
38 be ha rdcoded w i r e s s e t t o ground a u t om a t i c a l l y .
39
40 In o r d e r f o r your e x t e r n a l l o g i c t o know which r e g i s t e r i s be i ng a c c e s s e d
41 you w i l l need t o en ab l e ’ENABLE SYNC SIGNALS’ by s e t t i n g i t t o 1 . When
42 enab led , t h e u s e r c h i p s e l e c t / b y t e e n a b l e / r e ad / wr i t e s i g n a l s w i l l be exposed t o your
43 e x t e r n a l l o g i c which you can use t o d e t e rm i n e which r e g i s t e r i s be i ng a c c e s s e d
44 and whe the r i t ’ s a r e ad o r w r i t e a c c e s s .
45
46 I f you use t h e s y n c r o n i z a t i o n s i g n a l s use t h e f o l l ow i n g t o q u a l i f y them :
47
48 Read : u s e r c h i p s e l e c t [ x ] AND u s e r r e a d
49 Wr i t e : u s e r c h i p s e l e c t [ x ] AND u s e r w r i t e AND u s e r b y t e e n a b l e
50






57 module s l a v e t em p l a t e (
58 / / s i g n a l s t o conne c t t o an Avalon c l o ck sou r c e i n t e r f a c e
59 c lk ,
60 r e s e t ,
61
62 / / s i g n a l s t o conne c t t o an Avalon−MM s l a v e i n t e r f a c e
63 s l a v e a d d r e s s ,
64 s l a v e r e a d ,
65 s l a v e w r i t e ,
66 s l a v e r e a d d a t a ,
67 s l a v e w r i t e d a t a ,
68 s l a v e b y t e e n a b l e ,
69
70 / / i n t e r r u p t s i g n a l s
71 s l a v e i r q ,
72
73 / / s i g n a l s t o conne c t t o custom u s e r l o g i c ( up t o 16 i n p u t and ou t p u t p a i r s )
74 u s e r d a t a o u t 0 ,
75 u s e r d a t a o u t 1 ,
76 u s e r d a t a o u t 2 ,
77 u s e r d a t a o u t 3 ,
78 u s e r d a t a o u t 4 ,
79 u s e r d a t a o u t 5 ,
80 u s e r d a t a o u t 6 ,
81 u s e r d a t a o u t 7 ,
82 u s e r d a t a o u t 8 ,
83 u s e r d a t a o u t 9 ,
84 u s e r d a t a o u t 1 0 ,
85 u s e r d a t a o u t 1 1 ,
86 u s e r d a t a o u t 1 2 ,
87 u s e r d a t a o u t 1 3 ,
88 u s e r d a t a o u t 1 4 ,
89 u s e r d a t a o u t 1 5 ,
90 u s e r d a t a i n 0 ,
91 u s e r d a t a i n 1 ,
92 u s e r d a t a i n 2 ,
93 u s e r d a t a i n 3 ,
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94 u s e r d a t a i n 4 ,
95 u s e r d a t a i n 5 ,
96 u s e r d a t a i n 6 ,
97 u s e r d a t a i n 7 ,
98 u s e r d a t a i n 8 ,
99 u s e r d a t a i n 9 ,
100 u s e r d a t a i n 1 0 ,
101 u s e r d a t a i n 1 1 ,
102 u s e r d a t a i n 1 2 ,
103 u s e r d a t a i n 1 3 ,
104 u s e r d a t a i n 1 4 ,
105 u s e r d a t a i n 1 5 ,
106
107 / / o p t i o n a l s i g n a l s so t h a t your e x t e r n a l l o g i c knows what l o c a t i o n i s be i ng a c c e s s e d
108 u s e r c h i p s e l e c t ,
109 u s e r b y t e e n a b l e ,
110 u s e r w r i t e ,
111 u s e r r e a d
112 ) ;
113
114 / / most o f t h e s e t v a l u e s w i l l on ly be used by t h e component . t c l f i l e . The DATA WIDTH
and MODE X = 3 i n f l u e n c e t h e ha rdware c r e a t e d .
115 / / ENABLE SYNC SIGNALS i sn ’ t used by t h i s ha rdware a t a l l bu t i t p r ov i d ed anyway so t h a t
i t can be exposed i n t h e component . t c l f i l e
116 / / t o c o n t r o l t h e s t u b b i n g of c e r t a i n s i g n a l s .
117 p a r ame t e r DATA WIDTH = 32 ; / / word s i z e o f each i n p u t and o u t p u t r e g i s t e r
118 p a r ame t e r ENABLE SYNC SIGNALS = 0 ; / / on ly used by t h e component . t c l f i l e , 1 t o expose
u s e r c h i p s e l e c t / wr i t e / read , 0 t o s t u b them
119 p a r ame t e r MODE 0 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
120 p a r ame t e r MODE 1 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
121 p a r ame t e r MODE 2 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
122 p a r ame t e r MODE 3 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
123 p a r ame t e r MODE 4 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
124 p a r ame t e r MODE 5 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
125 p a r ame t e r MODE 6 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
126 p a r ame t e r MODE 7 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
127 p a r ame t e r MODE 8 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
128 p a r ame t e r MODE 9 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
129 p a r ame t e r MODE 10 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
130 p a r ame t e r MODE 11 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
131 p a r ame t e r MODE 12 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
132 p a r ame t e r MODE 13 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
133 p a r ame t e r MODE 14 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d
134 p a r ame t e r MODE 15 = 2 ; / / 0 = Output , 1 = I npu t , 2 = Ouput and Inpu t , 3 =
Outpu t wi th loopback , 4 = Di s ab l e d




139 / / c l o ck i n t e r f a c e
140 i n p u t c l k ;




144 / / s l a v e i n t e r f a c e
145 i n p u t [ 8 : 0 ] s l a v e a d d r e s s ;
146 i n p u t s l a v e r e a d ;
147 i n p u t s l a v e w r i t e ;
148 o u t p u t w i r e [DATA WIDTH−1 :0 ] s l a v e r e a d d a t a ;
149 i n p u t [DATA WIDTH−1 :0 ] s l a v e w r i t e d a t a ;
150 i n p u t [ (DATA WIDTH / 8 ) −1:0] s l a v e b y t e e n a b l e ;
151 o u t p u t w i r e s l a v e i r q ;
152
153
154 / / u s e r i n t e r f a c e
155 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 0 ;
156 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 1 ;
157 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 2 ;
158 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 3 ;
159 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 4 ;
160 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 5 ;
161 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 6 ;
162 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 7 ;
163 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 8 ;
164 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 9 ;
165 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 1 0 ;
166 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 1 1 ;
167 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 1 2 ;
168 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 1 3 ;
169 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 1 4 ;
170 o u t p u t w i r e [DATA WIDTH−1 :0 ] u s e r d a t a o u t 1 5 ;
171 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 0 ;
172 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 ;
173 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 2 ;
174 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 3 ;
175 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 4 ;
176 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 5 ;
177 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 6 ;
178 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 7 ;
179 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 8 ;
180 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 9 ;
181 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 0 ;
182 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 1 ;
183 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 2 ;
184 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 3 ;
185 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 4 ;
186 i n p u t [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 5 ;
187 o u t p u t w i r e [ 1 5 : 0 ] u s e r c h i p s e l e c t ;
188 o u t p u t w i r e [ (DATA WIDTH / 8 ) −1:0] u s e r b y t e e n a b l e ;
189 o u t p u t w i r e u s e r w r i t e ;
190 o u t p u t w i r e u s e r r e a d ;
191
192
193 / / i n t e r n a l l o g i c s i g n a l s
194 w i r e [ (DATA WIDTH / 8 ) −1:0] i n t e r n a l b y t e e n a b l e ; / / when DATA WIDTH i s 8 b i t s need t o
ha rdcode t h i s s i g n a l t o 1 s i n c e t h e f a b r i c doesn ’ t s u p p o r t 1 b i t by t e e n a b l e s
195 r eg [ (DATA WIDTH / 8 ) −1:0] i n t e r n a l b y t e e n a b l e d 1 ;
196 w i r e [ 1 5 : 0 ] a d d r e s s d e c o d e ;
197 r eg [ 1 5 : 0 ] a d d r e s s d e c o d e d1 ; / / used t o s e l e c t t h e f i r s t s t a g e o f mux
p i p e l i n i n g ( a , b , c , o r d )
198 w i r e [ 3 : 0 ] a d d r e s s b a nk d e c od e ; / / used t o s e l e c t t h e second s t a g e o f mux
p i p e l i n i n g (mux a , b , c , o r d )
199 r eg [ 3 : 0 ] a d d r e s s b a nk d e c od e d1 ; / / used t o s e l e c t t h e second s t a g e o f mux
p i p e l i n i n g (mux a , b , c , o r d )
200 r eg s l a v e r e a d d 1 ; / / used t o q u a l i f y t h e f i r s t s t a g e o f mux
p i p e l i n i n g ( a , b , c , o r d )
201 r eg s l a v e r e a d d 2 ; / / used t o q u a l i f y t h e second s t a g e o f mux
p i p e l i n i n g ( s l a v e r e a d d a t a )
202 r eg s l a v e w r i t e d 1 ; / / used by t h e o p t i o n u s e r w r i t e s i g n a l
203 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 0 d 1 ;
204 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 d 1 ;
202
205 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 2 d 1 ;
206 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 3 d 1 ;
207 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 4 d 1 ;
208 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 5 d 1 ;
209 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 6 d 1 ;
210 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 7 d 1 ;
211 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 8 d 1 ;
212 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 9 d 1 ;
213 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 0 d 1 ;
214 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 1 d 1 ;
215 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 2 d 1 ;
216 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 3 d 1 ;
217 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 4 d 1 ;
218 r eg [DATA WIDTH−1 :0 ] u s e r d a t a i n 1 5 d 1 ;
219 r eg [DATA WIDTH−1 :0 ] m u x f i r s t s t a g e a ; / / muxed i n p u t s 0−3
220 r eg [DATA WIDTH−1 :0 ] m u x f i r s t s t a g e b ; / / muxed i n p u t s 4−7
221 r eg [DATA WIDTH−1 :0 ] m u x f i r s t s t a g e c ; / / muxed i n p u t s 8−11
222 r eg [DATA WIDTH−1 :0 ] m u x f i r s t s t a g e d ; / / muxed i n p u t s 12−15
223 r eg [DATA WIDTH−1 :0 ] i n t m u x f i r s t s t a g e a ; / / muxed i n p u t s 0−3
224 r eg [DATA WIDTH−1 :0 ] i n t m u x f i r s t s t a g e b ; / / muxed i n p u t s 4−7
225 r eg [DATA WIDTH−1 :0 ] i n t m u x f i r s t s t a g e c ; / / muxed i n p u t s 8−11
226 r eg [DATA WIDTH−1 :0 ] i n t m u x f i r s t s t a g e d ; / / muxed i n p u t s 12−15
227 r eg [DATA WIDTH−1 :0 ] r e a d f r om u s e r ;
228 r eg [DATA WIDTH−1 :0 ] r e a d f r om i n t r e g s ;
229 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 0 ;
230 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 1 ;
231 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 2 ;
232 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 3 ;
233 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 4 ;
234 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 5 ;
235 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 6 ;
236 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 7 ;
237 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 8 ;
238 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 9 ;
239 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 1 0 ;
240 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 1 1 ;
241 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 1 2 ;
242 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 1 3 ;
243 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 1 4 ;
244 w i r e [DATA WIDTH−1 :0 ] r e a d d a t a 1 5 ;
245 w i r e [ 1 5 : 0 ] i r q o u t ;
246 w i r e [DATA WIDTH−1 :0 ] p r i o r i t y i n t s r c ;
247 w i r e u s e r d a t a i n r e g e n ;
248 w i r e u s e r d a t a o u t r e g e n ;
249 w i r e i r q ma s k r e g e n ;
250 w i r e e d g e c a p t u r e r e g e n ;
251
252
253 / / when t h e d a t a wid th i s 8 need t o ha rdcode t h e 1 b i t b y t e e n a b l e t o h igh
254 g e n e r a t e
255 i f (DATA WIDTH == 8)
256 b eg in
257 a s s i g n i n t e r n a l b y t e e n a b l e = 1 ’ b1 ;
258 end
259 e l s e
260 b eg in
261 a s s i g n i n t e r n a l b y t e e n a b l e = s l a v e b y t e e n a b l e ;
262 end
263 e n d g e n e r a t e
264
265
266 / / s i x t e e n a d d r e s s decodes ( u s i n g one−ho t encod ing ) A bank i s c o n s i d e r e d t o be a
g roup ing o f f o u r a d d r e s s e s .
267 a s s i g n a d d r e s s d e c o d e [ 0 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b0000 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
268 a s s i g n a d d r e s s d e c o d e [ 1 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b0001 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
269 a s s i g n a d d r e s s d e c o d e [ 2 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b0010 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
270 a s s i g n a d d r e s s d e c o d e [ 3 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b0011 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
271 a s s i g n a d d r e s s d e c o d e [ 4 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b0100 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
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272 a s s i g n a d d r e s s d e c o d e [ 5 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b0101 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
273 a s s i g n a d d r e s s d e c o d e [ 6 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b0110 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
274 a s s i g n a d d r e s s d e c o d e [ 7 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b0111 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
275 a s s i g n a d d r e s s d e c o d e [ 8 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b1000 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
276 a s s i g n a d d r e s s d e c o d e [ 9 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b1001 ) & ( s l a v e w r i t e | s l a v e r e a d ) ;
277 a s s i g n a d d r e s s d e c o d e [ 1 0 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b1010 ) & ( s l a v e w r i t e | s l a v e r e a d )
;
278 a s s i g n a d d r e s s d e c o d e [ 1 1 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b1011 ) & ( s l a v e w r i t e | s l a v e r e a d )
;
279 a s s i g n a d d r e s s d e c o d e [ 1 2 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b1100 ) & ( s l a v e w r i t e | s l a v e r e a d )
;
280 a s s i g n a d d r e s s d e c o d e [ 1 3 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b1101 ) & ( s l a v e w r i t e | s l a v e r e a d )
;
281 a s s i g n a d d r e s s d e c o d e [ 1 4 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b1110 ) & ( s l a v e w r i t e | s l a v e r e a d )
;
282 a s s i g n a d d r e s s d e c o d e [ 1 5 ] = ( s l a v e a d d r e s s [ 7 : 4 ] == 4 ’ b1111 ) & ( s l a v e w r i t e | s l a v e r e a d )
;
283 a s s i g n a dd r e s s b a nk d e c od e [ 0 ] = ( a d d r e s s d e c o d e d1 [ 3 : 0 ] != 0) ? 1 ’ b1 : 1 ’ b0 ;
284 a s s i g n a dd r e s s b a nk d e c od e [ 1 ] = ( a d d r e s s d e c o d e d1 [ 7 : 4 ] != 0) ? 1 ’ b1 : 1 ’ b0 ;
285 a s s i g n a dd r e s s b a nk d e c od e [ 2 ] = ( a d d r e s s d e c o d e d1 [ 1 1 : 8 ] != 0) ? 1 ’ b1 : 1 ’ b0 ;
286 a s s i g n a dd r e s s b a nk d e c od e [ 3 ] = ( a d d r e s s d e c o d e d1 [ 1 5 : 1 2 ] != 0) ? 1 ’ b1 : 1 ’ b0 ;
287 a s s i g n u s e r d a t a i n r e g e n = ( s l a v e a d d r e s s [ 1 : 0 ] == 2 ’ b00 ) ;
288 a s s i g n u s e r d a t a o u t r e g e n = ( s l a v e a d d r e s s [ 1 : 0 ] == 2 ’ b01 ) ;
289 a s s i g n i r q ma s k r e g e n = ( s l a v e a d d r e s s [ 1 : 0 ] == 2 ’ b10 ) ;
290 a s s i g n e d g e c a p t u r e r e g e n = ( s l a v e a d d r e s s [ 1 : 0 ] == 2 ’ b11 ) ;
291
292
293 / / r e g i s t e r i n g v a r i o u s a d d r e s s decod ing r e g i s t e r s and t h e i n p u t d a t a
294 a lways @ ( posedge c l k o r posedge r e s e t )
295 b eg in
296 i f ( r e s e t == 1)
297 b eg in
298 s l a v e r e a d d 1 <= 0 ;
299 s l a v e r e a d d 2 <= 0 ;
300 s l a v e w r i t e d 1 <= 0 ;
301 a d d r e s s d e c o d e d1 <= 0 ;
302 a d d r e s s b a nk d e c od e d1 <= 0 ;
303 i n t e r n a l b y t e e n a b l e d 1 <= 0 ;
304 u s e r d a t a i n 0 d 1 <= 0 ;
305 u s e r d a t a i n 1 d 1 <= 0 ;
306 u s e r d a t a i n 2 d 1 <= 0 ;
307 u s e r d a t a i n 3 d 1 <= 0 ;
308 u s e r d a t a i n 4 d 1 <= 0 ;
309 u s e r d a t a i n 5 d 1 <= 0 ;
310 u s e r d a t a i n 6 d 1 <= 0 ;
311 u s e r d a t a i n 7 d 1 <= 0 ;
312 u s e r d a t a i n 8 d 1 <= 0 ;
313 u s e r d a t a i n 9 d 1 <= 0 ;
314 u s e r d a t a i n 1 0 d 1 <= 0 ;
315 u s e r d a t a i n 1 1 d 1 <= 0 ;
316 u s e r d a t a i n 1 2 d 1 <= 0 ;
317 u s e r d a t a i n 1 3 d 1 <= 0 ;
318 u s e r d a t a i n 1 4 d 1 <= 0 ;
319 u s e r d a t a i n 1 5 d 1 <= 0 ;
320 end
321 e l s e
322 b eg in
323 s l a v e r e a d d 1 <= s l a v e r e a d ;
324 s l a v e r e a d d 2 <= s l a v e r e a d d 1 ;
325 s l a v e w r i t e d 1 <= s l a v e w r i t e ;
326 i n t e r n a l b y t e e n a b l e d 1 <= i n t e r n a l b y t e e n a b l e ;
327 i f ( ( s l a v e r e a d == 1) | ( s l a v e w r i t e == 1) )
328 b eg in
329 a d d r e s s d e c o d e d1 <= a d d r e s s d e c o d e ;
330 end
331 i f ( s l a v e r e a d d 1 == 1)
332 b eg in
333 a d d r e s s b a nk d e c od e d1 <= a dd r e s s b a nk d e c od e ;
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334 end
335 i f ( ( a d d r e s s d e c o d e [ 0 ] == 1) & ( s l a v e r e a d == 1) )
336 b eg in
337 u s e r d a t a i n 0 d 1 <= u s e r d a t a i n 0 ;
338 end
339 i f ( ( a d d r e s s d e c o d e [ 1 ] == 1) & ( s l a v e r e a d == 1) )
340 b eg in
341 u s e r d a t a i n 1 d 1 <= u s e r d a t a i n 1 ;
342 end
343 i f ( ( a d d r e s s d e c o d e [ 2 ] == 1) & ( s l a v e r e a d == 1) )
344 b eg in
345 u s e r d a t a i n 2 d 1 <= u s e r d a t a i n 2 ;
346 end
347 i f ( ( a d d r e s s d e c o d e [ 3 ] == 1) & ( s l a v e r e a d == 1) )
348 b eg in
349 u s e r d a t a i n 3 d 1 <= u s e r d a t a i n 3 ;
350 end
351 i f ( ( a d d r e s s d e c o d e [ 4 ] == 1) & ( s l a v e r e a d == 1) )
352 b eg in
353 u s e r d a t a i n 4 d 1 <= u s e r d a t a i n 4 ;
354 end
355 i f ( ( a d d r e s s d e c o d e [ 5 ] == 1) & ( s l a v e r e a d == 1) )
356 b eg in
357 u s e r d a t a i n 5 d 1 <= u s e r d a t a i n 5 ;
358 end
359 i f ( ( a d d r e s s d e c o d e [ 6 ] == 1) & ( s l a v e r e a d == 1) )
360 b eg in
361 u s e r d a t a i n 6 d 1 <= u s e r d a t a i n 6 ;
362 end
363 i f ( ( a d d r e s s d e c o d e [ 7 ] == 1) & ( s l a v e r e a d == 1) )
364 b eg in
365 u s e r d a t a i n 7 d 1 <= u s e r d a t a i n 7 ;
366 end
367 i f ( ( a d d r e s s d e c o d e [ 8 ] == 1) & ( s l a v e r e a d == 1) )
368 b eg in
369 u s e r d a t a i n 8 d 1 <= u s e r d a t a i n 8 ;
370 end
371 i f ( ( a d d r e s s d e c o d e [ 9 ] == 1) & ( s l a v e r e a d == 1) )
372 b eg in
373 u s e r d a t a i n 9 d 1 <= u s e r d a t a i n 9 ;
374 end
375 i f ( ( a d d r e s s d e c o d e [ 1 0 ] == 1) & ( s l a v e r e a d == 1) )
376 b eg in
377 u s e r d a t a i n 1 0 d 1 <= u s e r d a t a i n 1 0 ;
378 end
379 i f ( ( a d d r e s s d e c o d e [ 1 1 ] == 1) & ( s l a v e r e a d == 1) )
380 b eg in
381 u s e r d a t a i n 1 1 d 1 <= u s e r d a t a i n 1 1 ;
382 end
383 i f ( ( a d d r e s s d e c o d e [ 1 2 ] == 1) & ( s l a v e r e a d == 1) )
384 b eg in
385 u s e r d a t a i n 1 2 d 1 <= u s e r d a t a i n 1 2 ;
386 end
387 i f ( ( a d d r e s s d e c o d e [ 1 3 ] == 1) & ( s l a v e r e a d == 1) )
388 b eg in
389 u s e r d a t a i n 1 3 d 1 <= u s e r d a t a i n 1 3 ;
390 end
391 i f ( ( a d d r e s s d e c o d e [ 1 4 ] == 1) & ( s l a v e r e a d == 1) )
392 b eg in
393 u s e r d a t a i n 1 4 d 1 <= u s e r d a t a i n 1 4 ;
394 end
395 i f ( ( a d d r e s s d e c o d e [ 1 5 ] == 1) & ( s l a v e r e a d == 1) )
396 b eg in






402 / / I n s t a n t i a t e i n t e r r u p t l o g i c a c c o r d i n g t o p o r t t yp e chosen and i r q e n
403 g e n e r a t e
404 i f ( ( IRQ EN == 1) && ( (MODE 0 == 1) | | (MODE 0 == 2) ) )
405 b eg in
406 i n t e r r u p t l o g i c i n t e r r u p t 0 ( c lk , r e s e t , u s e r d a t a i n 0 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 0 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 0 , i r q o u t
[ 0 ] ) ;
407 defparam i n t e r r u p t 0 .DATA WIDTH = DATA WIDTH;
408 end
409 e l s e
410 b eg in
411 a s s i g n r e a d d a t a 0 = 0 ;
412 a s s i g n i r q o u t [ 0 ] = 1 ’ b0 ;
413 end
414
415 i f ( ( IRQ EN == 1) && ( (MODE 1 == 1) | | (MODE 1 == 2) ) )
416 b eg in
417 i n t e r r u p t l o g i c i n t e r r u p t 1 ( c lk , r e s e t , u s e r d a t a i n 1 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 1 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 1 , i r q o u t
[ 1 ] ) ;
418 defparam i n t e r r u p t 1 .DATA WIDTH = DATA WIDTH;
419 end
420 e l s e
421 b eg in
422 a s s i g n r e a d d a t a 1 = 0 ;
423 a s s i g n i r q o u t [ 1 ] = 1 ’ b0 ;
424 end
425
426 i f ( ( IRQ EN == 1) && ( (MODE 2 == 1) | | (MODE 2 == 2) ) )
427 b eg in
428 i n t e r r u p t l o g i c i n t e r r u p t 2 ( c lk , r e s e t , u s e r d a t a i n 2 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 2 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 2 , i r q o u t
[ 2 ] ) ;
429 defparam i n t e r r u p t 2 .DATA WIDTH = DATA WIDTH;
430 end
431 e l s e
432 b eg in
433 a s s i g n r e a d d a t a 2 = 0 ;
434 a s s i g n i r q o u t [ 2 ] = 1 ’ b0 ;
435 end
436
437 i f ( ( IRQ EN == 1) && ( (MODE 3 == 1) | | (MODE 3 == 2) ) )
438 b eg in
439 i n t e r r u p t l o g i c i n t e r r u p t 3 ( c lk , r e s e t , u s e r d a t a i n 3 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 3 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 3 , i r q o u t
[ 3 ] ) ;
440 defparam i n t e r r u p t 3 .DATA WIDTH = DATA WIDTH;
441 end
442 e l s e
443 b eg in
444 a s s i g n r e a d d a t a 3 = 0 ;
445 a s s i g n i r q o u t [ 3 ] = 1 ’ b0 ;
446 end
447
448 i f ( ( IRQ EN == 1) && ( (MODE 4 == 1) | | (MODE 4 == 2) ) )
449 b eg in
450 i n t e r r u p t l o g i c i n t e r r u p t 4 ( c lk , r e s e t , u s e r d a t a i n 4 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 4 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 4 , i r q o u t
[ 4 ] ) ;
451 defparam i n t e r r u p t 4 .DATA WIDTH = DATA WIDTH;
452 end
453 e l s e
454 b eg in
455 a s s i g n r e a d d a t a 4 = 0 ;
456 a s s i g n i r q o u t [ 4 ] = 1 ’ b0 ;
457 end
458
459 i f ( ( IRQ EN == 1) && ( (MODE 5 == 1) | | (MODE 5 == 2) ) )
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460 b eg in
461 i n t e r r u p t l o g i c i n t e r r u p t 5 ( c lk , r e s e t , u s e r d a t a i n 5 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 5 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 5 , i r q o u t
[ 5 ] ) ;
462 defparam i n t e r r u p t 5 .DATA WIDTH = DATA WIDTH;
463 end
464 e l s e
465 b eg in
466 a s s i g n r e a d d a t a 5 = 0 ;
467 a s s i g n i r q o u t [ 5 ] = 1 ’ b0 ;
468 end
469
470 i f ( ( IRQ EN == 1) && ( (MODE 6 == 1) | | (MODE 6 == 2) ) )
471 b eg in
472 i n t e r r u p t l o g i c i n t e r r u p t 6 ( c lk , r e s e t , u s e r d a t a i n 6 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 6 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 6 , i r q o u t
[ 6 ] ) ;
473 defparam i n t e r r u p t 6 .DATA WIDTH = DATA WIDTH;
474 end
475 e l s e
476 b eg in
477 a s s i g n r e a d d a t a 6 = 0 ;
478 a s s i g n i r q o u t [ 6 ] = 1 ’ b0 ;
479 end
480
481 i f ( ( IRQ EN == 1) && ( (MODE 7 == 1) | | (MODE 7 == 2) ) )
482 b eg in
483 i n t e r r u p t l o g i c i n t e r r u p t 7 ( c lk , r e s e t , u s e r d a t a i n 7 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 7 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 7 , i r q o u t
[ 7 ] ) ;
484 defparam i n t e r r u p t 7 .DATA WIDTH = DATA WIDTH;
485 end
486 e l s e
487 b eg in
488 a s s i g n r e a d d a t a 7 = 0 ;
489 a s s i g n i r q o u t [ 7 ] = 1 ’ b0 ;
490 end
491
492 i f ( ( IRQ EN == 1) && ( (MODE 8 == 1) | | (MODE 8 == 2) ) )
493 b eg in
494 i n t e r r u p t l o g i c i n t e r r u p t 8 ( c lk , r e s e t , u s e r d a t a i n 8 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 8 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 8 , i r q o u t
[ 8 ] ) ;
495 defparam i n t e r r u p t 8 .DATA WIDTH = DATA WIDTH;
496 end
497 e l s e
498 b eg in
499 a s s i g n r e a d d a t a 8 = 0 ;
500 a s s i g n i r q o u t [ 8 ] = 1 ’ b0 ;
501 end
502
503 i f ( ( IRQ EN == 1) && ( (MODE 9 == 1) | | (MODE 9 == 2) ) )
504 b eg in
505 i n t e r r u p t l o g i c i n t e r r u p t 9 ( c lk , r e s e t , u s e r d a t a i n 9 , s l a v e w r i t e , s l a v e w r i t e d a t a
, a d d r e s s d e c o d e [ 9 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n , r e a d d a t a 9 , i r q o u t
[ 9 ] ) ;
506 defparam i n t e r r u p t 9 .DATA WIDTH = DATA WIDTH;
507 end
508 e l s e
509 b eg in
510 a s s i g n r e a d d a t a 9 = 0 ;
511 a s s i g n i r q o u t [ 9 ] = 1 ’ b0 ;
512 end
513
514 i f ( ( IRQ EN == 1) && ( (MODE 10 == 1) | | (MODE 10 == 2) ) )
515 b eg in
516 i n t e r r u p t l o g i c i n t e r r u p t 1 0 ( c lk , r e s e t , u s e r d a t a i n 1 0 , s l a v e w r i t e ,
s l a v e w r i t e d a t a , a d d r e s s d e c o d e [ 1 0 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n ,
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r e a dd a t a 10 , i r q o u t [ 1 0 ] ) ;
517 defparam i n t e r r u p t 1 0 .DATA WIDTH = DATA WIDTH;
518 end
519 e l s e
520 b eg in
521 a s s i g n r e a d d a t a 1 0 = 0 ;
522 a s s i g n i r q o u t [ 1 0 ] = 1 ’ b0 ;
523 end
524
525 i f ( ( IRQ EN == 1) && ( (MODE 11 == 1) | | (MODE 11 == 2) ) )
526 b eg in
527 i n t e r r u p t l o g i c i n t e r r u p t 1 1 ( c lk , r e s e t , u s e r d a t a i n 1 1 , s l a v e w r i t e ,
s l a v e w r i t e d a t a , a d d r e s s d e c o d e [ 1 1 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n ,
r e a dd a t a 11 , i r q o u t [ 1 1 ] ) ;
528 defparam i n t e r r u p t 1 1 .DATA WIDTH = DATA WIDTH;
529 end
530 e l s e
531 b eg in
532 a s s i g n r e a d d a t a 1 1 = 0 ;
533 a s s i g n i r q o u t [ 1 1 ] = 1 ’ b0 ;
534 end
535
536 i f ( ( IRQ EN == 1) && ( (MODE 12 == 1) | | (MODE 12 == 2) ) )
537 b eg in
538 i n t e r r u p t l o g i c i n t e r r u p t 1 2 ( c lk , r e s e t , u s e r d a t a i n 1 2 , s l a v e w r i t e ,
s l a v e w r i t e d a t a , a d d r e s s d e c o d e [ 1 2 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n ,
r e a dd a t a 12 , i r q o u t [ 1 2 ] ) ;
539 defparam i n t e r r u p t 1 2 .DATA WIDTH = DATA WIDTH;
540 end
541 e l s e
542 b eg in
543 a s s i g n r e a d d a t a 1 2 = 0 ;
544 a s s i g n i r q o u t [ 1 2 ] = 1 ’ b0 ;
545 end
546
547 i f ( ( IRQ EN == 1) && ( (MODE 13 == 1) | | (MODE 13 == 2) ) )
548 b eg in
549 i n t e r r u p t l o g i c i n t e r r u p t 1 3 ( c lk , r e s e t , u s e r d a t a i n 1 3 , s l a v e w r i t e ,
s l a v e w r i t e d a t a , a d d r e s s d e c o d e [ 1 3 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n ,
r e a dd a t a 13 , i r q o u t [ 1 3 ] ) ;
550 defparam i n t e r r u p t 1 3 .DATA WIDTH = DATA WIDTH;
551 end
552 e l s e
553 b eg in
554 a s s i g n r e a d d a t a 1 3 = 0 ;
555 a s s i g n i r q o u t [ 1 3 ] = 1 ’ b0 ;
556 end
557
558 i f ( ( IRQ EN == 1) && ( (MODE 14 == 1) | | (MODE 14 == 2) ) )
559 b eg in
560 i n t e r r u p t l o g i c i n t e r r u p t 1 4 ( c lk , r e s e t , u s e r d a t a i n 1 4 , s l a v e w r i t e ,
s l a v e w r i t e d a t a , a d d r e s s d e c o d e [ 1 4 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n ,
r e a dd a t a 14 , i r q o u t [ 1 4 ] ) ;
561 defparam i n t e r r u p t 1 4 .DATA WIDTH = DATA WIDTH;
562 end
563 e l s e
564 b eg in
565 a s s i g n r e a d d a t a 1 4 = 0 ;
566 a s s i g n i r q o u t [ 1 4 ] = 1 ’ b0 ;
567 end
568
569 i f ( ( IRQ EN == 1) && ( (MODE 15 == 1) | | (MODE 15 == 2) ) )
570 b eg in
571 i n t e r r u p t l o g i c i n t e r r u p t 1 5 ( c lk , r e s e t , u s e r d a t a i n 1 5 , s l a v e w r i t e ,
s l a v e w r i t e d a t a , a d d r e s s d e c o d e [ 1 5 ] , i r q ma s k r e g e n , e d g e c a p t u r e r e g e n ,
r e a dd a t a 15 , i r q o u t [ 1 5 ] ) ;
572 defparam i n t e r r u p t 1 5 .DATA WIDTH = DATA WIDTH;
573 end
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574 e l s e
575 b eg in
576 a s s i g n r e a d d a t a 1 5 = 0 ;
577 a s s i g n i r q o u t [ 1 5 ] = 1 ’ b0 ;
578 end
579
580 e n d g e n e r a t e
581
582 / / s i x t e e n o u t p u t r e g i s t e r s which use b y t e e n a b l e s t o r e g i s t e r each by t e . D i s a b l i n g t h e
w r i t e e n ab l e f o r o u t p u t r e g i s t e r s t h a t were no t needed .
583 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 0 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[0]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 0 ) ;
584 de fparam r e g i s t e r 0 .DATA WIDTH = DATA WIDTH;
585 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 1 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[1]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 1 ) ;
586 de fparam r e g i s t e r 1 .DATA WIDTH = DATA WIDTH;
587 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 2 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[2]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 2 ) ;
588 de fparam r e g i s t e r 2 .DATA WIDTH = DATA WIDTH;
589 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 3 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[3]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 3 ) ;
590 de fparam r e g i s t e r 3 .DATA WIDTH = DATA WIDTH;
591 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 4 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[4]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 4 ) ;
592 de fparam r e g i s t e r 4 .DATA WIDTH = DATA WIDTH;
593 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 5 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[5]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 5 ) ;
594 de fparam r e g i s t e r 5 .DATA WIDTH = DATA WIDTH;
595 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 6 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[6]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 6 ) ;
596 de fparam r e g i s t e r 6 .DATA WIDTH = DATA WIDTH;
597 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 7 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[7]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 7 ) ;
598 de fparam r e g i s t e r 7 .DATA WIDTH = DATA WIDTH;
599 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 8 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[8]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 8 ) ;
600 de fparam r e g i s t e r 8 .DATA WIDTH = DATA WIDTH;
601 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 9 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&add r e s s d e c o d e
[9]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 9 ) ;
602 de fparam r e g i s t e r 9 .DATA WIDTH = DATA WIDTH;
603 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 1 0 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&
add r e s s d e c o d e [10]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 1 0 ) ;
604 de fparam r e g i s t e r 1 0 .DATA WIDTH = DATA WIDTH;
605 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 1 1 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&
add r e s s d e c o d e [11]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 1 1 ) ;
606 de fparam r e g i s t e r 1 1 .DATA WIDTH = DATA WIDTH;
607 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 1 2 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&
add r e s s d e c o d e [12]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 1 2 ) ;
608 de fparam r e g i s t e r 1 2 .DATA WIDTH = DATA WIDTH;
609 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 1 3 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&
add r e s s d e c o d e [13]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 1 3 ) ;
610 de fparam r e g i s t e r 1 3 .DATA WIDTH = DATA WIDTH;
611 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 1 4 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&
add r e s s d e c o d e [14]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 1 4 ) ;
612 de fparam r e g i s t e r 1 4 .DATA WIDTH = DATA WIDTH;
613 r e g i s t e r w i t h b y t e l a n e s r e g i s t e r 1 5 ( c lk , r e s e t , s l a v e w r i t e d a t a , s l a v e w r i t e&
add r e s s d e c o d e [15]& u s e r d a t a o u t r e g e n , i n t e r n a l b y t e e n a b l e , u s e r d a t a o u t 1 5 ) ;
614 de fparam r e g i s t e r 1 5 .DATA WIDTH = DATA WIDTH;
615
616
617 / / r e g i s t e r e d s l a v e r e a d d a t a mux f o r a l l t h e r e t u r n va lue s , i f an i n p u t r e g i s t e r i s
d i s a b l e d t h en a z e r o w i l l be pa s s ed i n
618 a lways @ ( posedge c l k o r posedge r e s e t )
619 b eg in
620 i f ( r e s e t == 1)
621 b eg in
622 r e a d f r om u s e r <= 0 ;
623 end
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624 e l s e
625 b eg in
626 i f ( s l a v e r e a d d 1 == 1) / / f i r s t m u l t i p l e x e r s t a g e
627 b eg in
628 / / when t h e mode p a r ame t e r s a r e s e t t o 3 t h en t h e o u t p u t s a r e looped back as
i n p u t s
629 c a s e ( a d d r e s s d e c o d e d1 [ 3 : 0 ] )
630 4 ’ b0001 : m u x f i r s t s t a g e a <= (MODE 0 == 3) ? u s e r d a t a o u t 0 : u s e r d a t a i n 0 d 1 ;
631 4 ’ b0010 : m u x f i r s t s t a g e a <= (MODE 1 == 3) ? u s e r d a t a o u t 1 : u s e r d a t a i n 1 d 1 ;
632 4 ’ b0100 : m u x f i r s t s t a g e a <= (MODE 2 == 3) ? u s e r d a t a o u t 2 : u s e r d a t a i n 2 d 1 ;
633 4 ’ b1000 : m u x f i r s t s t a g e a <= (MODE 3 == 3) ? u s e r d a t a o u t 3 : u s e r d a t a i n 3 d 1 ;
634 endca se
635 c a s e ( a d d r e s s d e c o d e d1 [ 7 : 4 ] )
636 4 ’ b0001 : m u x f i r s t s t a g e b <= (MODE 4 == 3) ? u s e r d a t a o u t 4 : u s e r d a t a i n 4 d 1 ;
637 4 ’ b0010 : m u x f i r s t s t a g e b <= (MODE 5 == 3) ? u s e r d a t a o u t 5 : u s e r d a t a i n 5 d 1 ;
638 4 ’ b0100 : m u x f i r s t s t a g e b <= (MODE 6 == 3) ? u s e r d a t a o u t 6 : u s e r d a t a i n 6 d 1 ;
639 4 ’ b1000 : m u x f i r s t s t a g e b <= (MODE 7 == 3) ? u s e r d a t a o u t 7 : u s e r d a t a i n 7 d 1 ;
640 endca se
641 c a s e ( a d d r e s s d e c o d e d1 [ 1 1 : 8 ] )
642 4 ’ b0001 : m u x f i r s t s t a g e c <= (MODE 8 == 3) ? u s e r d a t a o u t 8 : u s e r d a t a i n 8 d 1 ;
643 4 ’ b0010 : m u x f i r s t s t a g e c <= (MODE 9 == 3) ? u s e r d a t a o u t 9 : u s e r d a t a i n 9 d 1 ;
644 4 ’ b0100 : m u x f i r s t s t a g e c <= (MODE 10 == 3) ? u s e r d a t a o u t 1 0 :
u s e r d a t a i n 1 0 d 1 ;
645 4 ’ b1000 : m u x f i r s t s t a g e c <= (MODE 11 == 3) ? u s e r d a t a o u t 1 1 :
u s e r d a t a i n 1 1 d 1 ;
646 endca se
647 c a s e ( a d d r e s s d e c o d e d1 [ 1 5 : 1 2 ] )
648 4 ’ b0001 : m u x f i r s t s t a g e d <= (MODE 12 == 3) ? u s e r d a t a o u t 1 2 :
u s e r d a t a i n 1 2 d 1 ;
649 4 ’ b0010 : m u x f i r s t s t a g e d <= (MODE 13 == 3) ? u s e r d a t a o u t 1 3 :
u s e r d a t a i n 1 3 d 1 ;
650 4 ’ b0100 : m u x f i r s t s t a g e d <= (MODE 14 == 3) ? u s e r d a t a o u t 1 4 :
u s e r d a t a i n 1 4 d 1 ;
651 4 ’ b1000 : m u x f i r s t s t a g e d <= (MODE 15 == 3) ? u s e r d a t a o u t 1 5 :




655 i f ( s l a v e r e a d d 2 == 1) / / second mu l t i p l e x e r s t a g e
656 b eg in
657 c a s e ( a d d r e s s b a nk d e c od e d1 [ 3 : 0 ] )
658 4 ’ b0001 : r e a d f r om u s e r <= mu x f i r s t s t a g e a ;
659 4 ’ b0010 : r e a d f r om u s e r <= mu x f i r s t s t a g e b ;
660 4 ’ b0100 : r e a d f r om u s e r <= mu x f i r s t s t a g e c ;






667 / / mu l t i p l e x t h e r e a d d a t a from a l l I /O i n t e r r u p t r e g i s t e r s
668 a lways @ ( posedge c l k o r posedge r e s e t )
669 b eg in
670 i f ( r e s e t == 1)
671 b eg in
672 r e a d f r om i n t r e g s <= 0 ;
673 end
674 e l s e
675 b eg in
676 i f ( s l a v e r e a d d 1 == 1) / / f i r s t m u l t i p l e x e r s t a g e
677 b eg in
678 / / when t h e mode p a r ame t e r s a r e s e t t o 3 t h en t h e o u t p u t s a r e looped back as
i n p u t s
679 c a s e ( a d d r e s s d e c o d e d1 [ 3 : 0 ] )
680 4 ’ b0001 : i n t m u x f i r s t s t a g e a <= r e a d d a t a 0 ;
681 4 ’ b0010 : i n t m u x f i r s t s t a g e a <= r e a d d a t a 1 ;
682 4 ’ b0100 : i n t m u x f i r s t s t a g e a <= r e a d d a t a 2 ;
683 4 ’ b1000 : i n t m u x f i r s t s t a g e a <= r e a d d a t a 3 ;
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684 endca se
685 c a s e ( a d d r e s s d e c o d e d1 [ 7 : 4 ] )
686 4 ’ b0001 : i n t m u x f i r s t s t a g e b <= r e a d d a t a 4 ;
687 4 ’ b0010 : i n t m u x f i r s t s t a g e b <= r e a d d a t a 5 ;
688 4 ’ b0100 : i n t m u x f i r s t s t a g e b <= r e a d d a t a 6 ;
689 4 ’ b1000 : i n t m u x f i r s t s t a g e b <= r e a d d a t a 7 ;
690 endca se
691 c a s e ( a d d r e s s d e c o d e d1 [ 1 1 : 8 ] )
692 4 ’ b0001 : i n t m u x f i r s t s t a g e c <= r e a d d a t a 8 ;
693 4 ’ b0010 : i n t m u x f i r s t s t a g e c <= r e a d d a t a 9 ;
694 4 ’ b0100 : i n t m u x f i r s t s t a g e c <= r e a d d a t a 1 0 ;
695 4 ’ b1000 : i n t m u x f i r s t s t a g e c <= r e a d d a t a 1 1 ;
696 endca se
697 c a s e ( a d d r e s s d e c o d e d1 [ 1 5 : 1 2 ] )
698 4 ’ b0001 : i n t m u x f i r s t s t a g e d <= r e a d d a t a 1 2 ;
699 4 ’ b0010 : i n t m u x f i r s t s t a g e d <= r e a d d a t a 1 3 ;
700 4 ’ b0100 : i n t m u x f i r s t s t a g e d <= r e a d d a t a 1 4 ;




705 i f ( s l a v e r e a d d 2 == 1) / / second mu l t i p l e x e r s t a g e
706 b eg in
707 c a s e ( a d d r e s s b a nk d e c od e d1 [ 3 : 0 ] )
708 4 ’ b0001 : r e a d f r om i n t r e g s <= i n t m u x f i r s t s t a g e a ;
709 4 ’ b0010 : r e a d f r om i n t r e g s <= i n t m u x f i r s t s t a g e b ;
710 4 ’ b0100 : r e a d f r om i n t r e g s <= i n t m u x f i r s t s t a g e c ;






717 a s s i g n p r i o r i t y i n t s r c = ( i r q o u t [ 0 ] == 1) ? 1 :
718 ( i r q o u t [ 1 ] == 1) ? 2 :
719 ( i r q o u t [ 2 ] == 1) ? 3 :
720 ( i r q o u t [ 3 ] == 1) ? 4 :
721 ( i r q o u t [ 4 ] == 1) ? 5 :
722 ( i r q o u t [ 5 ] == 1) ? 6 :
723 ( i r q o u t [ 6 ] == 1) ? 7 :
724 ( i r q o u t [ 7 ] == 1) ? 8 :
725 ( i r q o u t [ 8 ] == 1) ? 9 :
726 ( i r q o u t [ 9 ] == 1) ? 10 :
727 ( i r q o u t [ 1 0 ] == 1) ? 11 :
728 ( i r q o u t [ 1 1 ] == 1) ? 12 :
729 ( i r q o u t [ 1 2 ] == 1) ? 13 :
730 ( i r q o u t [ 1 3 ] == 1) ? 14 :
731 ( i r q o u t [ 1 4 ] == 1) ? 15 :
732 ( i r q o u t [ 1 5 ] == 1) ? 16 : 0 ;
733
734 a s s i g n u s e r w r i t e = s l a v e w r i t e d 1 ; / / o u t p u t s a r e r e g i s t e d so need a de l a y ed copy of
t h e w r i t e s i g n a l
735 a s s i g n u s e r r e a d = s l a v e r e a d ;
736 a s s i g n u s e r c h i p s e l e c t = ( s l a v e w r i t e d 1 == 1) ? a d d r e s s d e c o d e d1 : a d d r e s s d e c o d e ; / /
f o r w r i t e c y c l e s need t h e de l a y ed copy of t h e a d d r e s s decode s i n c e o u t p u t s a r e
r e g i s t e r e d
737 a s s i g n u s e r b y t e e n a b l e = ( s l a v e w r i t e d 1 == 1) ? i n t e r n a l b y t e e n a b l e d 1 :
i n t e r n a l b y t e e n a b l e ; / / f o r w r i t e c y c l e s need t h e de l a y ed copy of t h e by t e e n a b l e s ,
don ’ t use t h e b y t e e n a b l e s f o r r e a d s s i n c e t h e f u l l word i s a lways s e n t on r e ad
t r a n s f e r s
738 a s s i g n s l a v e r e a d d a t a = ( s l a v e a d d r e s s == 9 ’ h100 ) ? p r i o r i t y i n t s r c : (
u s e r d a t a i n r e g e n == 1) ? r e a d f r om u s e r : r e a d f r om i n t r e g s ;







745 / / h e l p e r module t o s im p l i f y hav ing a r e g i s t e r o f v a r i a b l e wid th and c o n t a i n i n g
i n d ep end en t by t e l a n e s
746 module r e g i s t e r w i t h b y t e l a n e s (
747 c lk ,
748 r e s e t ,
749
750 d a t a i n ,
751 w r i t e ,
752 b y t e e n a b l e s ,
753 d a t a o u t
754 ) ;
755
756 p a r ame t e r DATA WIDTH = 32 ;
757
758 i n p u t c l k ;
759 i n p u t r e s e t ;
760
761 i n p u t [DATA WIDTH−1 :0 ] d a t a i n ;
762 i n p u t w r i t e ;
763 i n p u t [ (DATA WIDTH / 8 ) −1:0] b y t e e n a b l e s ;
764 o u t p u t r eg [DATA WIDTH−1 :0 ] d a t a o u t ;
765
766 / / g e n e r a t i n g w r i t e l o g i c f o r each group of 8 b i t s f o r ’ d a t a o u t ’
767 g e n e r a t e
768 genva r LANE;
769 f o r (LANE = 0 ; LANE < (DATA WIDTH / 8 ) ; LANE = LANE+1)
770 b eg in : r e g i s t e r b y t e l a n e g e n e r a t i o n
771 a lways @ ( posedge c l k o r posedge r e s e t )
772 b eg in
773 i f ( r e s e t == 1)
774 b eg in
775 d a t a o u t [ (LANE*8) +7 : (LANE*8) ] <= 0 ;
776 end
777 e l s e
778 b eg in
779 i f ( ( b y t e e n a b l e s [LANE] == 1) & ( w r i t e == 1) )
780 b eg in
781 d a t a o u t [ (LANE*8) +7 : (LANE*8) ] <= d a t a i n [ (LANE*8) +7 : (LANE*8) ] ; / / wr i t e t o





786 e n d g e n e r a t e
787
788 endmodule
Listing 16.16: Avalon-MM Slave Template - Altera Template (slave template.v)
16.3.18 Avalon-MMSlave TemplateMacros - Altera Template (slave template macros.h)
1 /* ****************************************************
2 * These a r e a l l word a d d r e s s e s . P l e a s e s h i f t t h e
3 * o f f s e t a c c o r d i n g l y when u s i ng them in IORD or IOWR.
4 * E . g . : Wr i t e t o a 32− b i t u s e r d a t a i n 0 p o r t
5 * IOWR 32DIRECT (BASE, DATA IN 0 * 4 , 0XFFFFFFFF )
6 * Another example : Read a 16− b i t edge c a p t u r e r eg
7 * IORD 16DIRECT (BASE, EDGE CAPTURE 0 * 2)
8 *
9 **************************************************** * /
10
11 # d e f i n e DATA IN 0 0x00
12 # d e f i n e DATA IN 1 0x10
13 # d e f i n e DATA IN 2 0x20
14 # d e f i n e DATA IN 3 0x30
15 # d e f i n e DATA IN 4 0x40
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16 # d e f i n e DATA IN 5 0x50
17 # d e f i n e DATA IN 6 0x60
18 # d e f i n e DATA IN 7 0x70
19 # d e f i n e DATA IN 8 0x80
20 # d e f i n e DATA IN 9 0x90
21 # d e f i n e DATA IN 10 0xA0
22 # d e f i n e DATA IN 11 0xB0
23 # d e f i n e DATA IN 12 0xC0
24 # d e f i n e DATA IN 13 0xD0
25 # d e f i n e DATA IN 14 0xE0
26 # d e f i n e DATA IN 15 0xF0
27
28 # d e f i n e DATA OUT 0 0x01
29 # d e f i n e DATA OUT 1 0x11
30 # d e f i n e DATA OUT 2 0x21
31 # d e f i n e DATA OUT 3 0x31
32 # d e f i n e DATA OUT 4 0x41
33 # d e f i n e DATA OUT 5 0x51
34 # d e f i n e DATA OUT 6 0x61
35 # d e f i n e DATA OUT 7 0x71
36 # d e f i n e DATA OUT 8 0x81
37 # d e f i n e DATA OUT 9 0x91
38 # d e f i n e DATA OUT 10 0xA1
39 # d e f i n e DATA OUT 11 0xB1
40 # d e f i n e DATA OUT 12 0xC1
41 # d e f i n e DATA OUT 13 0xD1
42 # d e f i n e DATA OUT 14 0xE1
43 # d e f i n e DATA OUT 15 0xF1
44
45 # d e f i n e IRQ MASK 0 0x02
46 # d e f i n e IRQ MASK 1 0x12
47 # d e f i n e IRQ MASK 2 0x22
48 # d e f i n e IRQ MASK 3 0x32
49 # d e f i n e IRQ MASK 4 0x42
50 # d e f i n e IRQ MASK 5 0x52
51 # d e f i n e IRQ MASK 6 0x62
52 # d e f i n e IRQ MASK 7 0x72
53 # d e f i n e IRQ MASK 8 0x82
54 # d e f i n e IRQ MASK 9 0x92
55 # d e f i n e IRQ MASK 10 0xA2
56 # d e f i n e IRQ MASK 11 0xB2
57 # d e f i n e IRQ MASK 12 0xC2
58 # d e f i n e IRQ MASK 13 0xD2
59 # d e f i n e IRQ MASK 14 0xE2
60 # d e f i n e IRQ MASK 15 0xF2
61
62 # d e f i n e EDGE CAPTURE 0 0x03
63 # d e f i n e EDGE CAPTURE 1 0x13
64 # d e f i n e EDGE CAPTURE 2 0x23
65 # d e f i n e EDGE CAPTURE 3 0x33
66 # d e f i n e EDGE CAPTURE 4 0x43
67 # d e f i n e EDGE CAPTURE 5 0x53
68 # d e f i n e EDGE CAPTURE 6 0x63
69 # d e f i n e EDGE CAPTURE 7 0x73
70 # d e f i n e EDGE CAPTURE 8 0x83
71 # d e f i n e EDGE CAPTURE 9 0x93
72 # d e f i n e EDGE CAPTURE 10 0xA3
73 # d e f i n e EDGE CAPTURE 11 0xB3
74 # d e f i n e EDGE CAPTURE 12 0xC3
75 # d e f i n e EDGE CAPTURE 13 0xD3
76 # d e f i n e EDGE CAPTURE 14 0xE3
77 # d e f i n e EDGE CAPTURE 15 0xF3
78
79 # d e f i n e PRIORITIZED INTERRUPT SRC 0x100
Listing 16.17: Avalon-MM Slave Template Macros - Altera Template (slave template macros.h)
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16.4 FPGA Demo - Software Code
























































16.4.2 Senior Design Test BitBake Recipe (smart-cam-iptest 1.0.bb)
1 DESCRIPTION = ” So f twa r e t o Te s t ARM / FPGA I n t e r f a c e and Shared DDR3”
2 SECTION = ” smar t −cam− i p t e s t ”
3 LICENSE = ”BSD”
4 LIC FILES CHKSUM = ” f i l e : / / $ {COMMON LICENSE DIR } /BSD;md5=3775480 a712fc46a69647678acb234cb ”
5 PR = ” r0 ”
6 FILES $ {PN } = ” / home / r o o t / snr −des / t e s t I P /* ”
7 FILES $ {PN}−dbg = ” / u s r / home / r o o t / snr −des / t e s t I P / . debug ”
8
9 SRC URI = ” f i l e : / / t e s t . c ”
10
11 S = ”$ {WORKDIR} ”
12
13 # based on h t t p : / /www. mu l t i t e c h . n e t / d ev e l o p e r / p r o d u c t s / mu l t i c o nn e c t −ocg / deve lopmen t / wr i t i n g
−b i t b ak e − r e c i p e s /
14 # and h t t p : / /www. y o c t o p r o j e c t . o rg / docs / c u r r e n t / dev−manual / dev−manual . h tml #new− r e c i p e −
wr i t i n g −a−new− r e c i p e
15
16 do comp i l e ( ) {
17 $ {CC} $ {CFLAGS } $ {LDFLAGS } t e s t . c −o t e s t
18 }
19
20 d o i n s t a l l ( ) {
21 i n s t a l l −d $ {D } / home / r o o t / snr −des / t e s t I P
22
23 i n s t a l l −m 0755 t e s t $ {D } / home / r o o t / snr −des / t e s t I P / t e s t
24 }
Listing 16.18: Senior Design Test BitBake Recipe (smart-cam-iptest 1.0.bb)
16.4.3 Senior Design Test Application Source (test.c)
1 # i n c l u d e < s t d i o . h>
2 # i n c l u d e < s t d l i b . h>
3 # i n c l u d e < s t r i n g . h>
4 # i n c l u d e < e r r n o . h>
5 # i n c l u d e < s t d b o o l . h>
6 # i n c l u d e < sy s / t y p e s . h>
7 # i n c l u d e < sy s / s t a t . h>
8 # i n c l u d e < f c n t l . h>
9 # i n c l u d e < sy s /mman . h>
10
11 # d e f i n e DDR3 ARM BASE 0xc0000000
12 # d e f i n e DDR3 ARM END 0 x c f f f f f f f
13 # d e f i n e DDR3 IP BASE 0x00000000
14 # d e f i n e DDR3 IP END 0 x 0 f f f f f f f
15 / / t h e l i n u x image u s e s pages o f wid th 4 KB or 0x00001000
16 / / as i t t u r n s out , t h i s i s t h e mem space o f t h e e n t i r e b r i d g e
17 / / used t o conne c t t o t h e CSR . S ince we need t o map an e n t i r e
18 / / page , we need t o t a k e 0 x f f23000 t o 0 x f f 2 3 0 f f f .
19 / / However , t h e r e a l CSR s t a r t s a t 0 x f f23800
20 # d e f i n e IP CSR OFFSET 0x00000800
21 # d e f i n e IP CSR BASE 0 xf f230000
22 # d e f i n e IP CSR END 0 x f f 2 3 0 f f f
23
24 / / based on r e a dm e f i r s t . t x t from t h e a l t e r a t emp l a t e
25 / / each r e g i s t e r i s t h e 2nd hex i d ex ima l d i g i t (16 p l a c e )
26 / / t h e l e a s t s i g n i f i c a n hex d i g i t r e p r e s e n t s t h e a c c e s s
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27 / / mode such as 0 = read , 1 = wr i t e , 2 = i n t e r u p t mask
28 / / 3 = edge c a p t u r e
29 # d e f i n e ADDR OFFSET 0x01 / / a d d r e s s ( w r i t e )
30 # d e f i n e MODE OFFSET 0x11 / / mode ( w r i t e ) (0 = read , 1 = wr i t e )
31 # d e f i n e DATA0W OFFSET 0x21 / / da t a 0 ( w r i t e )
32 # d e f i n e DATA1W OFFSET 0x31 / / da t a 1 ( w r i t e )
33 # d e f i n e DATA2W OFFSET 0x41 / / da t a 2 ( w r i t e )
34 # d e f i n e DATA3W OFFSET 0x51 / / da t a 3 ( w r i t e )
35
36 # d e f i n e READ RDY OFFSET 0x00 / / readReady ( r e ad ) (0 when r eady )
37 # d e f i n e WRITE RDY OFFSET 0x10 / / wr i t eReady ( r e ad ) (0 when r e ady )
38 # d e f i n e DATA0R OFFSET 0x20 / / da t a 0 ( r e ad )
39 # d e f i n e DATA1R OFFSET 0x30 / / da t a 1 ( r e ad )
40 # d e f i n e DATA2R OFFSET 0x40 / / da t a 2 ( r e ad )
41 # d e f i n e DATA3R OFFSET 0x50 / / da t a 3 ( r e ad )
42
43 / / Con s t a n t s used by IP CSR
44 # d e f i n e READ MODE 0
45 # d e f i n e WRITE MODE 1
46 # d e f i n e IP READY 0
47
48 / / i n f o on how to use open and mmap on / dev /mem was based on h t t p : / / s t a c k o v e r f l ow . com /
q u e s t i o n s /9662193 / how− to −acce s s −ke r n e l −space −from−use r −s p a c e i n − l i n u x
49 / / o sync i s e s s e n t i a l t o e n s u r e w r i t e s t o and r e a d s from / dev /mem a r e no t b u f f e r e d by t h e
OS . B i tw i s e o r i n g i s used t o s p e c i f y mu l t i p l e parms
50
51
52 i n t main ( i n t a rgc , c h a r ** a rgv )
53 {
54 i n t memSize = DDR3 ARM END − DDR3 ARM BASE + 1 ;
55 i n t c s r S i z e = IP CSR END − IP CSR BASE + 1 ;
56
57 i n t s t a t u s ;
58
59 boo l t e s t P a s s ;
60
61 i n t t e s t 0 , t e s t 1 , t e s t 2 , t e s t 3 ;
62
63 i n t d0 = 0 ;
64 i n t d1 = 0 ;
65 i n t d2 = 0 ;
66 i n t d3 = 0 ;
67
68 i n t memOffset = 0 ;
69
70 i n t e x i t S t a t u s = EXIT SUCCESS ;
71
72 i n t * ddr3Map ;
73 i n t * csrMap ;
74
75 i n t memFile = open ( ” / dev /mem” , O RDWR | O SYNC) ;
76
77 i f ( memFile == −1) {
78 i n t errNum = e r r n o ;
79 c h a r * e r ro rMsg = s t r e r r o r ( errNum ) ;
80 p r i n t f ( ” E r r o r open ing / dev /mem: %s \n” , e r ro rMsg ) ;
81 r e t u r n EXIT FAILURE ;
82 }
83
84 ddr3Map = ( i n t * ) mmap(NULL, memSize , PROT READ | PROT WRITE , MAP SHARED, memFile ,
DDR3 ARM BASE) ;
85
86 i f ( ddr3Map == MAP FAILED) {
87 i n t errNum = e r r n o ;
88 c h a r * e r ro rMsg = s t r e r r o r ( errNum ) ;
89 p r i n t f ( ” E r r o r mapping DDR3: %s \n” , e r ro rMsg ) ;




93 csrMap = ( i n t * ) mmap(NULL, c s r S i z e , PROT READ | PROT WRITE , MAP SHARED, memFile ,
IP CSR BASE ) ;
94
95 i f ( csrMap == MAP FAILED) {
96 i n t errNum = e r r n o ;
97 c h a r * e r ro rMsg = s t r e r r o r ( errNum ) ;
98 p r i n t f ( ” E r r o r mapping IP CSR : %s \n” , e r ro rMsg ) ;
99 r e t u r n EXIT FAILURE ;
100 }
101
102 / / ********* Begin Te s t Code ***********
103 / / Read Te s t
104 t e s t 0 = 0x0000000F ;
105 t e s t 1 = 0x000000F0 ;
106 t e s t 2 = 0x00000F00 ;
107 t e s t 3 = 0x0000F000 ;
108
109 * ( ddr3Map + memOffset ) = t e s t 0 ;
110 * ( ddr3Map + memOffset+1) = t e s t 1 ;
111 * ( ddr3Map + memOffset+2) = t e s t 2 ;
112 * ( ddr3Map + memOffset+3) = t e s t 3 ;
113
114 p r i n t f ( ”Wrote i n t o DDR3 from ARM\n” ) ;
115 p r i n t f ( ”0x%x\n” , t e s t 0 ) ;
116 p r i n t f ( ”0x%x\n” , t e s t 1 ) ;
117 p r i n t f ( ”0x%x\n” , t e s t 2 ) ;
118 p r i n t f ( ”0x%x\n” , t e s t 3 ) ;
119
120 p r i n t f ( ” \n” ) ;
121
122 / / r e ad u s i ng IP
123 * ( csrMap + IP CSR OFFSET + ADDR OFFSET) = DDR3 IP BASE+memOffset ;
124 * ( csrMap + IP CSR OFFSET + MODE OFFSET) = READ MODE;
125
126 wh i l e ( ( * ( csrMap + IP CSR OFFSET + READ RDY OFFSET) & 1) != IP READY) {
127 ; / / wa i t f o r IP t o f i n i s h r e ad o p e r a t i o n
128 / / t h i s i s a s p i n lock , I know , bu t t h i s i s a s imp l e t e s t o f IP
129 / / and no t a h igh speed a p p l i c a t i o n
130 }
131
132 d0 = *( csrMap + IP CSR OFFSET + DATA0R OFFSET) ;
133 d1 = *( csrMap + IP CSR OFFSET + DATA1R OFFSET) ;
134 d2 = *( csrMap + IP CSR OFFSET + DATA2R OFFSET) ;
135 d3 = *( csrMap + IP CSR OFFSET + DATA3R OFFSET) ;
136
137 p r i n t f ( ”Read from DDR3 i n IP \n” ) ;
138 p r i n t f ( ”0x%x\n” , d0 ) ;
139 p r i n t f ( ”0x%x\n” , d1 ) ;
140 p r i n t f ( ”0x%x\n” , d2 ) ;
141 p r i n t f ( ”0x%x\n” , d3 ) ;
142
143 t e s t P a s s = t e s t 0==d0 && t e s t 1==d1 && t e s t 2==d2 && t e s t 3==d3 ;
144
145 i f ( t e s t P a s s ) {
146 p r i n t f ( ” ***** Read Te s t : Succe s s ***** ” ) ;
147 }
148 e l s e {
149 p r i n t f ( ” ***** Read Te s t : F a i l ***** ” ) ;
150 }
151
152 / / Wri te t e s t
153 memOffset = 0x00000010 ;
154
155 t e s t 0 = 0x11111111 ;
156 t e s t 1 = 0x22222222 ;
157 t e s t 2 = 0x33333333 ;
158 t e s t 3 = 0x44444444 ;
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159
160 * ( csrMap + IP CSR OFFSET + ADDR OFFSET) = DDR3 IP BASE+memOffset ;
161 * ( csrMap + IP CSR OFFSET + DATA0W OFFSET) = t e s t 0 ;
162 * ( csrMap + IP CSR OFFSET + DATA1W OFFSET) = t e s t 1 ;
163 * ( csrMap + IP CSR OFFSET + DATA2W OFFSET) = t e s t 2 ;
164 * ( csrMap + IP CSR OFFSET + DATA3W OFFSET) = t e s t 3 ;
165 * ( csrMap + IP CSR OFFSET + MODE OFFSET) = WRITE MODE;
166
167 wh i l e ( ( * ( csrMap + IP CSR OFFSET + WRITE RDY OFFSET) & 1) != IP READY) {
168 ; / / wa i t f o r IP t o f i n i s h w r i t e o p e r a t i o n
169 / / t h i s i s a s p i n lock , I know , bu t t h i s i s a s imp l e t e s t o f IP
170 / / and no t a h igh speed a p p l i c a t i o n
171 }
172
173 p r i n t f ( ”Wrote i n t o DDR3 from IP \n” ) ;
174 p r i n t f ( ”0x%x\n” , t e s t 0 ) ;
175 p r i n t f ( ”0x%x\n” , t e s t 1 ) ;
176 p r i n t f ( ”0x%x\n” , t e s t 2 ) ;
177 p r i n t f ( ”0x%x\n” , t e s t 3 ) ;
178
179 p r i n t f ( ” \n” ) ;
180
181 d0 = *( ddr3Map + memOffset ) ;
182 d1 = *( ddr3Map + memOffset + 1) ;
183 d2 = *( ddr3Map + memOffset + 2) ;
184 d3 = *( ddr3Map + memOffset + 3) ;
185
186 p r i n t f ( ”Read from DDR3 i n ARM\n” ) ;
187 p r i n t f ( ”0x%x\n” , d0 ) ;
188 p r i n t f ( ”0x%x\n” , d1 ) ;
189 p r i n t f ( ”0x%x\n” , d2 ) ;
190 p r i n t f ( ”0x%x\n” , d3 ) ;
191
192 t e s t P a s s = t e s t 0==d0 && t e s t 1==d1 && t e s t 2==d2 && t e s t 3==d3 ;
193
194 i f ( t e s t P a s s ) {
195 p r i n t f ( ” ***** Wr i t e Te s t : Succe s s ***** ” ) ;
196 }
197 e l s e {




202 / / ********* End Te s t Code ***********
203
204 s t a t u s = munmap ( ddr3Map , memSize ) ;
205
206 i f ( s t a t u s == −1) {
207 i n t errNum = e r r n o ;
208 c h a r * e r ro rMsg = s t r e r r o r ( errNum ) ;
209 p r i n t f ( ” E r r o r un−mapping DDR3: %s \n” , e r ro rMsg ) ;
210 e x i t S t a t u s = EXIT FAILURE ;
211 }
212
213 s t a t u s = munmap ( csrMap , c s r S i z e ) ;
214
215 i f ( s t a t u s == −1) {
216 i n t errNum = e r r n o ;
217 c h a r * e r ro rMsg = s t r e r r o r ( errNum ) ;
218 p r i n t f ( ” E r r o r un−mapping CSR : %s \n” , e r ro rMsg ) ;
219 e x i t S t a t u s = EXIT FAILURE ;
220 }
221
222 s t a t u s = c l o s e ( memFile ) ;
223
224 i f ( s t a t u s == −1) {
225 i n t errNum = e r r n o ;
226 c h a r * e r ro rMsg = s t r e r r o r ( errNum ) ;
218
227 p r i n t f ( ” E r r o r c l o s e i n g / dev /mem: %s \n” , e r ro rMsg ) ;
228 e x i t S t a t u s = EXIT FAILURE ;
229 }
230
231 r e t u r n e x i t S t a t u s ;
232 }
Listing 16.19: Senior Design Test Application Source (test.c)
16.4.4 Senior Design Layer Conﬁguration File (layer.conf)
1 # Based on OE Layer . con f f i l e
2
3 # We have a con f and c l a s s e s d i r e c t o r y , append t o BBPATH
4 BBPATH .= ” : $ {LAYERDIR } ”
5
6 # We have a r e c i p e s d i r e c t o r y , add t o BBFILES
7 BBFILES += ”$ {LAYERDIR } / r e c i p e s − * / * / * . bb $ {LAYERDIR } / r e c i p e s − * / * / * . bbappend ”
8
9 BBFILE COLLECTIONS += ” snr −des− l a y e r ”
10 BBFILE PATTERN snr−des− l a y e r := ” ˆ $ {LAYERDIR } / ”
11
12 # De f ine t h e p r i o r i t y f o r r e c i p e s ( . bb f i l e s ) from t h i s l a y e r ,
13 # choo s i ng c a r e f u l l y how t h i s l a y e r i n t e r a c t s w i th a l l o f t h e
14 # o t h e r l a y e r s .
15
16 BBFILE PRIORITY openembedded− l a y e r = ”1”
Listing 16.20: Senior Design Layer Conﬁguration File (layer.conf)
16.4.5 Modiﬁed bblayers File (bblayers.conf)
1 # LAYER CONF VERSION i s i n c r e a s e d each t ime b u i l d / con f / b b l a y e r s . con f
2 # changes i n c ompa t i b l y
3 LCONF VERSION = ”6”
4
5 BBPATH = ”$ {TOPDIR } ”
6 BBFILES ?= ” ”
7 BBLAYERS = ” \
8 / home / c h r i s t o p h e r / yocto −ghrd / meta−snr −des \
9 / home / c h r i s t o p h e r / yocto −ghrd / meta−oe \
10 / home / c h r i s t o p h e r / yocto −ghrd / meta \
11 / home / c h r i s t o p h e r / yocto −ghrd / meta−yoc to \
12 / home / c h r i s t o p h e r / yocto −ghrd / meta−yocto −bsp \
13 / home / c h r i s t o p h e r / yocto −ghrd / meta−yocto −bsp \
14 / home / c h r i s t o p h e r / yocto −ghrd / meta− l i n a r o \
15 / home / c h r i s t o p h e r / yocto −ghrd / meta− a l t e r a \
16 ”
Listing 16.21: Modiﬁed bblayers File (bblayers.conf)
16.4.6 Modiﬁed Image File (altera-gsrd-image.bb)
1
2 DESCRIPTION = ”The s e t o f packages f o r deve lopmen t and t e s t i n g p r ov i d ed by A l t e r a ”
3
4 LICENSE = ”MIT”
5
219
6 ALTERA IMAGE INSTALL ?= ” i n i t r am f s − a l t e r a k e r n e l −modules n e t b a s e busybox base−passwd base−
f i l e s t i n y l o g i n s y s v i n i t i n i t s c r i p t s e 2 f s p r o g s mtd− u t i l s gdb gdb s e r v e r bash s t r a c e
openssh o p e n s s l e l f u t i l s s y s f s u t i l s u s b u t i l s d t c gawk e t h t o o l g r ep l i g h t t p d i p u t i l s
make p c i u t i l s por tmap sed s e t s e r i a l wget a u t o c on f d i f f u t i l s p e r l l i b a v l i v e 5 5 5 l i v e555
−o p e n r t s p l i v e555 −med i a s e r v e r minicom v a l g r i n d i2c − t o o l s l t t n g −modules l t t n g − t o o l s
i p t a b l e s o p r o f i l e ne t − t o o l s g a t o r openssh − s f t p − s e r v e r gs rd − a l t e r a pio − i n t e r r u p t − a l t e r a
i n i t s c r i p t s − a l t e r a u t i l − l i n u x smar t −cam− i p t e s t ”
7 IMAGE INSTALL ?= ”$ {ALTERA IMAGE INSTALL } ”
8
9 i n h e r i t core −image
10
11 # a l t e r a −image . i n c must be i n c l u d e d a f t e r i n h e r i t core −image t o o v e r r i d e f u n c t i o n a l i t y
12
13 i n c l u d e a l t e r a −image . i n c
Listing 16.22: Modiﬁed Image File (altera-gsrd-image.bb)
16.4.7 Modiﬁed Device Tree File (socfpga.dts)
1 /*
2 * Th i s d e v i c e t r e e i s g e n e r a t e d by s op c2d t s on Sa t May 03 22 : 38 : 06 PDT 2014
3 * Sopc2d t s i s w r i t t e n by Wal t e r Goossens <wal tergoossens@home . nl >
4 * i n c o o p e r a t i o n wi th t h e n i o s 2 community <Nios2−dev@sopc . e t . n t u s t . edu . tw>
5 * /
6 / d t s −v1 / ;
7
8 / {
9 model = ”ALTR, soc fpga −cyc l one5 ” ;
10 c ompa t i b l e = ”ALTR, soc fpga −cyc l one5 ” ;
11 # add r e s s − c e l l s = < 1 >;
12 # s i z e − c e l l s = < 1 >;
13
14 a l i a s e s {
15 e t h e r n e t 0 = ” / sopc / e t he rne t@0xf f702000 ” ;
16 s e r i a l 0 = ” / sopc / s e r i a l@x f f c 02000 ” ;
17 s e r i a l 1 = ” / sopc / s e r i a l@x f f c 03000 ” ;
18 t ime r 0 = ” / sopc / t imer@xffc08000 ” ;
19 t ime r 1 = ” / sopc / t imer@xffc09000 ” ;
20 t ime r 2 = ” / sopc / t imer@0xffd00000 ” ;
21 t ime r 3 = ” / sopc / t imer@0xffd01000 ” ;
22 } ; / / end a l i a s e s
23
24 cpus {
25 # add r e s s − c e l l s = < 1 >;
26 # s i z e − c e l l s = < 0 >;
27
28 h p s 0 a rm a9 0 : cpu@0x0 {
29 d e v i c e t y p e = ” cpu ” ;
30 c ompa t i b l e = ”arm , co r t e x −a9 −1.0 ” , ” arm , co r t e x −a9 ” ;
31 r eg = < 0x00000000 >;
32 } ; / / end cpu@0x0 ( hp s 0 a rm a9 0 )
33
34 h p s 0 a rm a9 1 : cpu@0x1 {
35 d e v i c e t y p e = ” cpu ” ;
36 c ompa t i b l e = ”arm , co r t e x −a9 −1.0 ” , ” arm , co r t e x −a9 ” ;
37 r eg = < 0x00000001 >;
38 } ; / / end cpu@0x1 ( hp s 0 a rm a9 1 )
39 } ; / / end cpus
40
41 memory@0 {
42 d e v i c e t y p e = ”memory” ;
43 r eg = < 0xC0000000 0x10000000
44 0xFFFF0000 0x00010000 >;




48 d e v i c e t y p e = ” soc ” ;
49 r a ng e s ;
50 # add r e s s − c e l l s = < 1 >;
51 # s i z e − c e l l s = < 1 >;
52 c ompa t i b l e = ”ALTR, ava l on ” , ” s imple −bus ” ;
53 bus− f r e qu en cy = < 50000000 >;
54
55 h p s 0 h2 f lw : br idge@0xff200000 {
56 c ompa t i b l e = ” a l t r , h 2 f lw b r i d g e −1.0 ” , ” s imple −bus ” ;
57 r eg = < 0xFF200000 0x00200000 >;
58 # add r e s s − c e l l s = < 1 >;
59 # s i z e − c e l l s = < 1 >;
60 r a n g e s = < 0x00010000 0xFF210000 0x00000008
61 0 x00010040 0xFF210040 0x00000020
62 0 x00010080 0xFF210080 0x00000010
63 0x000100C0 0xFF2100C0 0x00000010
64 0 x00020000 0xFF220000 0x00000008
65 0 x00030000 0xFF230000 0x00001000 >;
66
67 l e d p i o : gpio@0x10040 {
68 c ompa t i b l e = ”ALTR, pio − 1 3 . 0 . 1 . 9 9 . 2 ” , ”ALTR, pio −1.0 ” , ” a l t r , p io −1.0 ” ;
69 r eg = < 0x00010040 0x00000020 >;
70 w id th = < 4 >; /* wid th t ype NUMBER * /
71 r e s e t v a l u e = < 0 >; /* r e s e tV a l u e t ype NUMBER * /
72 # gpio− c e l l s = < 2 >;
73 gpio− c o n t r o l l e r ;
74 } ; / / end gpio@0x10040 ( l e d p i o )
75
76 d i p sw p i o : gpio@0x10080 {
77 c ompa t i b l e = ”ALTR, pio − 1 3 . 0 . 1 . 9 9 . 2 ” , ”ALTR, pio −1.0 ” , ” a l t r , p io −1.0 ” ;
78 r eg = < 0x00010080 0x00000010 >;
79 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
80 i n t e r r u p t s = < 0 40 1 >;
81 w id th = < 4 >; /* wid th t ype NUMBER * /
82 r e s e t v a l u e = < 0 >; /* r e s e tV a l u e t ype NUMBER * /
83 e d g e t y p e = < 2 >; /* embeddedsw . d t s . params . e dg e t y p e t ype NUMBER * /
84 l e v e l t r i g g e r = < 0 >; /* embeddedsw . d t s . params . l e v e l t r i g g e r t ype NUMBER * /
85 # gpio− c e l l s = < 2 >;
86 gpio− c o n t r o l l e r ;
87 } ; / / end gpio@0x10080 ( d i p sw p i o )
88
89 b u t t o n p i o : gpio@0x100c0 {
90 c ompa t i b l e = ”ALTR, pio − 1 3 . 0 . 1 . 9 9 . 2 ” , ”ALTR, pio −1.0 ” , ” a l t r , p io −1.0 ” ;
91 r eg = < 0x000100C0 0x00000010 >;
92 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
93 i n t e r r u p t s = < 0 41 1 >;
94 w id th = < 2 >; /* wid th t ype NUMBER * /
95 r e s e t v a l u e = < 0 >; /* r e s e tV a l u e t ype NUMBER * /
96 e d g e t y p e = < 1 >; /* embeddedsw . d t s . params . e dg e t y p e t ype NUMBER * /
97 l e v e l t r i g g e r = < 0 >; /* embeddedsw . d t s . params . l e v e l t r i g g e r t ype NUMBER * /
98 # gpio− c e l l s = < 2 >;
99 gpio− c o n t r o l l e r ;
100 } ; / / end gpio@0x100c0 ( b u t t o n p i o )
101
102 j t a g u a r t : s e r i a l@0x20000 {
103 c ompa t i b l e = ”ALTR, j u a r t − 1 3 . 0 . 1 . 9 9 . 2 ” , ”ALTR, j u a r t −1.0 ” ;
104 r eg = < 0x00020000 0x00000008 >;
105 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
106 i n t e r r u p t s = < 0 42 4 >;
107 } ; / / end se r i a l@0x20000 ( j t a g u a r t )
108
109 mm c l o c k c r o s s i n g b r i d g e 1 : bridge@0x30000 {
110 c ompa t i b l e = ”ALTR, ava lon −13.0 ” , ” s imple −bus ” ;
111 r eg = < 0x00030000 0x00001000 >;
112 # add r e s s − c e l l s = < 1 >;
113 # s i z e − c e l l s = < 1 >;
114 r a n g e s = < 0x00000800 0x00030800 0x00000800 >;
115
221
116 I PT e s t 0 : unknown@0x800 {
117 c ompa t i b l e = ”unknown , unknown −1.0 ” , ” s imple −bus ” ;
118 r eg = < 0x00000800 0x00000800 >;
119 } ; / / end unknown@0x800 ( I PT e s t 0 )
120 } ; / / end bridge@0x30000 ( mm c l o c k c r o s s i n g b r i d g e 1 )
121 } ; / / end br idge@0xff200000 ( h p s 0 h2 f lw )
122
123 h p s 0 a rm g i c 0 : i n t c@0x f f f ed000 {
124 c ompa t i b l e = ”arm , co r t e x −a9−gic −1.0 ” , ” arm , co r t e x −a9−g i c ” ;
125 r eg = < 0xFFFED000 0x00001000
126 0xFFFEC100 0x00000100 >;
127 i n t e r r u p t − c o n t r o l l e r ;
128 # i n t e r r u p t − c e l l s = < 3 >;
129 } ; / / end i n t c@0x f f f ed000 ( h p s 0 a rm g i c 0 )
130
131 hps 0 L2 : L2−cache@0xf f f e f000 {
132 c ompa t i b l e = ”arm , pl310−cache −1.0 ” , ” arm , pl310−cache ” ;
133 r eg = < 0xFFFEF000 0x00001000 >;
134 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
135 i n t e r r u p t s = < 0 38 4 >;
136 cache− l e v e l = < 2 >; /* embeddedsw . d t s . params . cache− l e v e l t yp e NUMBER * /
137 cache− u n i f i e d ; /* appended from bo a r d i n f o * /
138 arm , tag − l a t e n c y = <1 1 1>;
139 arm , da t a − l a t e n c y = <2 1 1>;
140 } ; / / end L2−cache@0xf f f e f000 ( hps 0 L2 )
141
142 hps 0 dma : dma@0xffe01000 {
143 c ompa t i b l e = ”arm , pl330 −1.0 ” , ” arm , p l330 ” , ” arm , p r im e c e l l ” ;
144 r eg = < 0xFFE01000 0x00001000 >;
145 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
146 i n t e r r u p t s = < 0 104 4 >;
147 } ; / / end dma@0xffe01000 ( hps 0 dma )
148
149 hp s 0 sy smgr : sysmgr@0xffd08000 {
150 c ompa t i b l e = ” a l t r , sys −mgr−1.0 ” , ” a l t r , sys−mgr” ;
151 r eg = < 0xFFD08000 0x00004000 >;
152 } ; / / end sysmgr@0xffd08000 ( hp s 0 sy smgr )
153
154 hp s 0 c l kmg r : clkmgr@0xffd04000 {
155 c ompa t i b l e = ” a l t r , c lk −mgr−1.0 ” , ” a l t r , c lk −mgr” ;
156 r eg = < 0xFFD04000 0x00001000 >;
157 } ; / / end clkmgr@0xffd04000 ( hp s 0 c l kmg r )
158
159 h p s 0 r s tmg r : r s tmgr@0xffd05000 {
160 c ompa t i b l e = ” a l t r , r s t −mgr−1.0 ” , ” a l t r , r s t −mgr” ;
161 r eg = < 0xFFD05000 0x00001000 >;
162 } ; / / end rs tmgr@0xffd05000 ( h p s 0 r s tmg r )
163
164 hp s 0 fpgamgr : fpgamgr@0xff706000 {
165 c ompa t i b l e = ” a l t r , fpga−mgr−1.0 ” , ” a l t r , fpga−mgr” ;
166 r eg = < 0xFF706000 0x00001000
167 0xFFB90000 0x00001000 >;
168 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
169 i n t e r r u p t s = < 0 175 4 >;
170 t r a n s p o r t = ”mmio” ; /* embeddedsw . d t s . params . t r a n s p o r t t yp e STRING * /
171 } ; / / end fpgamgr@0xff706000 ( hps 0 fpgamgr )
172
173 h p s 0 u a r t 0 : s e r i a l@0x f f c 02000 {
174 c ompa t i b l e = ” snps , dw−apb−ua r t −1.0 ” , ” snps , dw−apb− u a r t ” ;
175 r eg = < 0xFFC02000 0x00001000 >;
176 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
177 i n t e r r u p t s = < 0 162 4 >;
178 reg − io −wid th = < 4 >; /* embeddedsw . d t s . params . reg− io −wid th t ype NUMBER * /
179 reg − s h i f t = < 2 >; /* embeddedsw . d t s . params . reg− s h i f t t y p e NUMBER * /
180 c lock − f r e qu en cy = < 100000000 >; /* appended from bo a r d i n f o * /
181 } ; / / end s e r i a l@0x f f c 02000 ( h p s 0 u a r t 0 )
182
183 h p s 0 u a r t 1 : s e r i a l@0x f f c 03000 {
222
184 c ompa t i b l e = ” snps , dw−apb−ua r t −1.0 ” , ” snps , dw−apb− u a r t ” ;
185 r eg = < 0xFFC03000 0x00001000 >;
186 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
187 i n t e r r u p t s = < 0 163 4 >;
188 reg − io −wid th = < 4 >; /* embeddedsw . d t s . params . reg− io −wid th t ype NUMBER * /
189 reg − s h i f t = < 2 >; /* embeddedsw . d t s . params . reg− s h i f t t y p e NUMBER * /
190 c lock − f r e qu en cy = < 100000000 >; /* appended from bo a r d i n f o * /
191 } ; / / end s e r i a l@0x f f c 03000 ( h p s 0 u a r t 1 )
192
193 h p s 0 t im e r 0 : t imer@0xffc08000 {
194 c ompa t i b l e = ” snps , dw−apb− t ime r −sp −1.0 ” , ” snps , dw−apb− t ime r −sp ” ;
195 r eg = < 0xFFC08000 0x00001000 >;
196 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
197 i n t e r r u p t s = < 0 167 4 >;
198 c lock − f r e qu en cy = < 100000000 >; /* appended from bo a r d i n f o * /
199 } ; / / end t imer@0xffc08000 ( h p s 0 t im e r 0 )
200
201 h p s 0 t im e r 1 : t imer@0xffc09000 {
202 c ompa t i b l e = ” snps , dw−apb− t ime r −sp −1.0 ” , ” snps , dw−apb− t ime r −sp ” ;
203 r eg = < 0xFFC09000 0x00001000 >;
204 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
205 i n t e r r u p t s = < 0 168 4 >;
206 c lock − f r e qu en cy = < 100000000 >; /* appended from bo a r d i n f o * /
207 } ; / / end t imer@0xffc09000 ( h p s 0 t im e r 1 )
208
209 h p s 0 t im e r 2 : t imer@0xffd00000 {
210 c ompa t i b l e = ” snps , dw−apb− t ime r −osc −1.0 ” , ” snps , dw−apb− t ime r −osc ” ;
211 r eg = < 0xFFD00000 0x00001000 >;
212 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
213 i n t e r r u p t s = < 0 169 4 >;
214 c lock − f r e qu en cy = < 25000000 >; /* appended from bo a r d i n f o * /
215 } ; / / end t imer@0xffd00000 ( h p s 0 t im e r 2 )
216
217 h p s 0 t im e r 3 : t imer@0xffd01000 {
218 c ompa t i b l e = ” snps , dw−apb− t ime r −osc −1.0 ” , ” snps , dw−apb− t ime r −osc ” ;
219 r eg = < 0xFFD01000 0x00001000 >;
220 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
221 i n t e r r u p t s = < 0 170 4 >;
222 c lock − f r e qu en cy = < 25000000 >; /* appended from bo a r d i n f o * /
223 } ; / / end t imer@0xffd01000 ( h p s 0 t im e r 3 )
224
225 h p s 0 gp i o 0 : gpio@0xff708000 {
226 c ompa t i b l e = ” snps , dw−gpio −1.0 ” , ” snps , dw−gp io ” ;
227 r eg = < 0xFF708000 0x00001000 >;
228 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
229 i n t e r r u p t s = < 0 164 4 >;
230 # gpio− c e l l s = < 2 >;
231 gpio− c o n t r o l l e r ;
232 } ; / / end gpio@0xff708000 ( hp s 0 gp i o 0 )
233
234 h p s 0 gp i o 1 : gpio@0xff709000 {
235 c ompa t i b l e = ” snps , dw−gpio −1.0 ” , ” snps , dw−gp io ” ;
236 r eg = < 0xFF709000 0x00001000 >;
237 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
238 i n t e r r u p t s = < 0 165 4 >;
239 # gpio− c e l l s = < 2 >;
240 gpio− c o n t r o l l e r ;
241 } ; / / end gpio@0xff709000 ( hp s 0 gp i o 1 )
242
243 h p s 0 gp i o 2 : gpio@0xff70a000 {
244 c ompa t i b l e = ” snps , dw−gpio −1.0 ” , ” snps , dw−gp io ” ;
245 r eg = < 0xFF70A000 0x00001000 >;
246 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
247 i n t e r r u p t s = < 0 166 4 >;
248 # gpio− c e l l s = < 2 >;
249 gpio− c o n t r o l l e r ;
250 } ; / / end gpio@0xff70a000 ( hp s 0 gp i o 2 )
251
223
252 h p s 0 i 2 c 0 : i2c@0xffc04000 {
253 c ompa t i b l e = ” snps , des ignware − i2c −1.0 ” , ” snps , des ignware − i 2 c ” ;
254 r eg = < 0xFFC04000 0x00001000 >;
255 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
256 i n t e r r u p t s = < 0 158 4 >;
257 emp t y f i f o h o l d m a s t e r = < 1 >; /* embeddedsw . d t s . params . emp t y f i f o h o l d m a s t e r t yp e
NUMBER * /
258 # add r e s s − c e l l s = < 1 >;
259 # s i z e − c e l l s = < 0 >;
260 speed−mode = < 0 >; /* appended from bo a r d i n f o * /
261
262 l c d : newhaven , nhd−0216k3z−nsw−bbw@0x28 {
263 c ompa t i b l e = ” newhaven , nhd−0216k3z−nsw−bbw” ;
264 r eg = < 0x00000028 >;
265 h e i g h t = < 2 >; /* appended from bo a r d i n f o * /
266 w id th = < 16 >; /* appended from bo a r d i n f o * /
267 } ; / / end newhaven , nhd−0216k3z−nsw−bbw@0x28 ( l c d )
268
269 eeprom : a tmel , 2 4 c32@0x51 {
270 c ompa t i b l e = ” a tmel , 2 4 c32 ” ;
271 r eg = < 0x00000051 >;
272 p a g e s i z e = < 32 >; /* appended from bo a r d i n f o * /
273 } ; / / end atmel , 2 4 c32@0x51 ( eeprom )
274 } ; / / end i2c@0xffc04000 ( h p s 0 i 2 c 0 )
275
276 h p s 0 i 2 c 1 : i2c@0xffc05000 {
277 c ompa t i b l e = ” snps , des ignware − i2c −1.0 ” , ” snps , des ignware − i 2 c ” ;
278 r eg = < 0xFFC05000 0x00001000 >;
279 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
280 i n t e r r u p t s = < 0 159 4 >;
281 emp t y f i f o h o l d m a s t e r = < 1 >; /* embeddedsw . d t s . params . emp t y f i f o h o l d m a s t e r t yp e
NUMBER * /
282 } ; / / end i2c@0xffc05000 ( h p s 0 i 2 c 1 )
283
284 h p s 0 i 2 c 2 : i2c@0xffc06000 {
285 c ompa t i b l e = ” snps , des ignware − i2c −1.0 ” , ” snps , des ignware − i 2 c ” ;
286 r eg = < 0xFFC06000 0x00001000 >;
287 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
288 i n t e r r u p t s = < 0 160 4 >;
289 emp t y f i f o h o l d m a s t e r = < 1 >; /* embeddedsw . d t s . params . emp t y f i f o h o l d m a s t e r t yp e
NUMBER * /
290 } ; / / end i2c@0xffc06000 ( h p s 0 i 2 c 2 )
291
292 h p s 0 i 2 c 3 : i2c@0xffc07000 {
293 c ompa t i b l e = ” snps , des ignware − i2c −1.0 ” , ” snps , des ignware − i 2 c ” ;
294 r eg = < 0xFFC07000 0x00001000 >;
295 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
296 i n t e r r u p t s = < 0 161 4 >;
297 emp t y f i f o h o l d m a s t e r = < 1 >; /* embeddedsw . d t s . params . emp t y f i f o h o l d m a s t e r t yp e
NUMBER * /
298 } ; / / end i2c@0xffc07000 ( h p s 0 i 2 c 3 )
299
300 hp s 0 nand0 : f l a sh@0xf f900000 {
301 c ompa t i b l e = ” d e n a l i , nand −1.0 ” , ” d e n a l i , d e n a l i −nand−d t ” ;
302 r eg = < 0xFF900000 0x00100000
303 0xFFB80000 0x00010000 >;
304 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
305 i n t e r r u p t s = < 0 144 4 >;
306 # ad r e s s − c e l l s = < 1 >; /* embeddedsw . d t s . params . # ad r e s s − c e l l s t yp e NUMBER * /
307 # s i z e − c e l l s = < 1 >; /* embeddedsw . d t s . params . # s i z e − c e l l s t yp e NUMBER * /
308 reg −names = ” n and d a t a ” , ” d e n a l i r e g ” ; /* embeddedsw . d t s . params . reg−names t ype
STRING * /
309 bank−wid th = < 2 >;
310 dev i ce −wid th = < 1 >;
311 } ; / / end f l a sh@0xf f900000 ( hps 0 nand0 )
312
313 h p s 0 q s p i : f l a sh@0xf f705000 {
314 c ompa t i b l e = ” cadence , qsp i −1.0 ” , ” cadence , q s p i ” ;
224
315 r eg = < 0xFF705000 0x00001000
316 0xFFA00000 0x00001000 >;
317 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
318 i n t e r r u p t s = < 0 151 4 >;
319 bus−num = < 2 >; /* embeddedsw . d t s . params . bus−num type NUMBER * /
320 f i f o −dep th = < 128 >; /* embeddedsw . d t s . params . f i f o −dep th t ype NUMBER * /
321 num− c h i p s e l e c t = < 4 >; /* embeddedsw . d t s . params . num− c h i p s e l e c t t yp e NUMBER * /
322 bank−wid th = < 2 >;
323 dev i ce −wid th = < 1 >;
324 mas te r − r e f −c l k = < 400000000 >; /* appended from bo a r d i n f o * /
325 ex t −decode r = < 0 >; /* appended from bo a r d i n f o * /
326
327 f l a s h 0 : n25q128@0 {
328 # add r e s s − c e l l s = < 1 >; /* appended from bo a r d i n f o * /
329 # s i z e − c e l l s = < 1 >; /* appended from bo a r d i n f o * /
330 c ompa t i b l e = ” n25q128 ” ; /* appended from bo a r d i n f o * /
331 r eg = < 0 >; /* appended from bo a r d i n f o * /
332 sp i −max− f r e qu en cy = < 100000000 >; /* appended from bo a r d i n f o * /
333 page− s i z e = < 256 >; /* appended from bo a r d i n f o * /
334 b lock − s i z e = < 16 >; /* appended from bo a r d i n f o * /
335 quad = < 1 >; /* appended from bo a r d i n f o * /
336 t s h s l −ns = < 200 >; /* appended from bo a r d i n f o * /
337 t sd2d −ns = < 255 >; /* appended from bo a r d i n f o * /
338 t ch sh −ns = < 20 >; /* appended from bo a r d i n f o * /
339 t s l c h −ns = < 20 >; /* appended from bo a r d i n f o * /
340
341 p a r t 0 : p a r t i t i o n@0 {
342 l a b e l = ” F l a s h 0 Raw Data ” ; /* appended from bo a r d i n f o * /
343 } ; / / end p a r t i t i o n@0 ( p a r t 0 )
344
345 p a r t 1 : p a r t i t i o n@800000 {
346 l a b e l = ” F l a s h 1 j f f s 2 F i l e s y s t em ” ; /* appended from bo a r d i n f o * /
347 } ; / / end pa r t i t i o n@800000 ( p a r t 1 )
348 } ; / / end n25q128@0 ( f l a s h 0 )
349 } ; / / end f l a sh@0xf f705000 ( h p s 0 q s p i )
350
351 hps 0 sdmmc : f l a sh@0xf f704000 {
352 c ompa t i b l e = ” snps ,mmc−1.0 ” , ” snps , dw−mshc” ;
353 r eg = < 0xFF704000 0x00001000 >;
354 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
355 i n t e r r u p t s = < 0 139 4 >;
356 f i f o −dep th = < 1024 >; /* embeddedsw . d t s . params . f i f o −dep th t ype NUMBER * /
357 num− s l o t s = < 1 >; /* embeddedsw . d t s . params . num− s l o t s t yp e NUMBER * /
358 bank−wid th = < 2 >;
359 dev i ce −wid th = < 1 >;
360 bus−hz = < 12500000 >; /* appended from bo a r d i n f o * /
361 # add r e s s − c e l l s = < 1 >; /* appended from bo a r d i n f o * /
362 # s i z e − c e l l s = < 0 >; /* appended from bo a r d i n f o * /
363 s u ppo r t s −h i gh speed ; /* appended from bo a r d i n f o * /
364 broken−cd ; /* appended from bo a r d i n f o * /
365
366 s l o t 0 : s lo t@0 {
367 r eg = < 0 >; /* appended from bo a r d i n f o * /
368 bus−wid th = < 4 >; /* appended from bo a r d i n f o * /
369 } ; / / end slot@0 ( s l o t 0 )
370 } ; / / end f l a sh@0xf f704000 ( hps 0 sdmmc )
371
372 h p s 0 u sb0 : usb@0xffb00000 {
373 c ompa t i b l e = ” snps , dwc−otg −1.0 ” , ” snps , dwc−o tg ” ;
374 r eg = < 0xFFB00000 0x00001000 >;
375 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
376 i n t e r r u p t s = < 0 125 4 >;
377 dev−npe r i o − tx − f i f o − s i z e = < 4096 >; /* embeddedsw . d t s . params . dev−npe r i o − tx − f i f o − s i z e
t yp e NUMBER * /
378 dev−pe r i o − tx − f i f o − s i z e = ”<512 512 512 512 512 512 512 512 512 512 512 512 512 512
512>” ; /* embeddedsw . d t s . params . dev−pe r i o − tx − f i f o − s i z e t ype STRING * /
379 dev− tx − f i f o − s i z e = ”<512 512 512 512 512 512 512 512 512 512 512 512 512 512 512>” ;
/* embeddedsw . d t s . params . dev− tx − f i f o − s i z e t ype STRING * /
225
380 d e v r x f i f o − s i z e = < 512 >; /* embeddedsw . d t s . params . d e v r x f i f o − s i z e t ype NUMBER * /
381 dma−mask = < 268435455 >; /* embeddedsw . d t s . params . dma−mask t ype NUMBER * /
382 h o s t r x f i f o − s i z e = < 512 >; /* embeddedsw . d t s . params . h o s t r x f i f o − s i z e t ype NUMBER
* /
383 u l p i −ddr = < 0 >; /* embeddedsw . d t s . params . u l p i −ddr t yp e NUMBER * /
384 v o l t a g e − sw i t c h = < 0 >; /* embeddedsw . d t s . params . vo l t a g e − sw i t c h t ype NUMBER * /
385 } ; / / end usb@0xffb00000 ( hp s 0 u sb0 )
386
387 h p s 0 u sb1 : usb@0xffb40000 {
388 c ompa t i b l e = ” snps , dwc−otg −1.0 ” , ” snps , dwc−o tg ” ;
389 r eg = < 0xFFB40000 0x00001000 >;
390 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
391 i n t e r r u p t s = < 0 128 4 >;
392 dev−npe r i o − tx − f i f o − s i z e = < 4096 >; /* embeddedsw . d t s . params . dev−npe r i o − tx − f i f o − s i z e
t yp e NUMBER * /
393 dev−pe r i o − tx − f i f o − s i z e = ”<512 512 512 512 512 512 512 512 512 512 512 512 512 512
512>” ; /* embeddedsw . d t s . params . dev−pe r i o − tx − f i f o − s i z e t ype STRING * /
394 dev− tx − f i f o − s i z e = ”<512 512 512 512 512 512 512 512 512 512 512 512 512 512 512>” ;
/* embeddedsw . d t s . params . dev− tx − f i f o − s i z e t ype STRING * /
395 d e v r x f i f o − s i z e = < 512 >; /* embeddedsw . d t s . params . d e v r x f i f o − s i z e t ype NUMBER * /
396 dma−mask = < 268435455 >; /* embeddedsw . d t s . params . dma−mask t ype NUMBER * /
397 h o s t r x f i f o − s i z e = < 512 >; /* embeddedsw . d t s . params . h o s t r x f i f o − s i z e t ype NUMBER
* /
398 u l p i −ddr = < 0 >; /* embeddedsw . d t s . params . u l p i −ddr t yp e NUMBER * /
399 v o l t a g e − sw i t c h = < 0 >; /* embeddedsw . d t s . params . vo l t a g e − sw i t c h t ype NUMBER * /
400 } ; / / end usb@0xffb40000 ( hp s 0 u sb1 )
401
402 hps 0 gmac0 : e t he rne t@0xf f700000 {
403 c ompa t i b l e = ” synopsys , dwmac−1.0 ” , ” a l t r , soc fpga −stmmac ” , ” snps , dwmac−3.70 a ” , ” snps ,
dwmac” ;
404 r eg = < 0xFF700000 0x00002000 >;
405 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
406 i n t e r r u p t s = < 0 115 4 >;
407 i n t e r r u p t −names = ” mac i rq ” ; /* embeddedsw . d t s . params . i n t e r r u p t −names t ype STRING * /
408 mac−a d d r e s s = ” [00 00 00 00 00 00] ” ; /* embeddedsw . d t s . params . mac−a d d r e s s t ype
STRING * /
409 a dd r e s s − b i t s = < 48 >;
410 max−frame− s i z e = < 1518 >;
411 l o c a l −mac−a d d r e s s = [ 00 00 00 00 00 00 ] ;
412 s t a t u s = ” d i s a b l e d ” ; /* appended from bo a r d i n f o * /
413 } ; / / end e the rne t@0xf f700000 ( hps 0 gmac0 )
414
415 hps 0 gmac1 : e t he rne t@0xf f702000 {
416 c ompa t i b l e = ” synopsys , dwmac−1.0 ” , ” a l t r , soc fpga −stmmac ” , ” snps , dwmac−3.70 a ” , ” snps ,
dwmac” ;
417 r eg = < 0xFF702000 0x00002000 >;
418 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
419 i n t e r r u p t s = < 0 120 4 >;
420 i n t e r r u p t −names = ” mac i rq ” ; /* embeddedsw . d t s . params . i n t e r r u p t −names t ype STRING * /
421 mac−a d d r e s s = ” [00 00 00 00 00 00] ” ; /* embeddedsw . d t s . params . mac−a d d r e s s t ype
STRING * /
422 a dd r e s s − b i t s = < 48 >;
423 max−frame− s i z e = < 1518 >;
424 l o c a l −mac−a d d r e s s = [ 00 00 00 00 00 00 ] ;
425 phy−mode = ” r gm i i ” ; /* appended from bo a r d i n f o * /
426 phy−add r = < 0xFFFFFFFF >; /* appended from bo a r d i n f o * /
427 } ; / / end e the rne t@0xf f702000 ( hps 0 gmac1 )
428
429 h p s 0 t im e r : t ime r@0xf f f e c600 {
430 c ompa t i b l e = ”arm , co r t e x −a9−twd− t ime r −1.0 ” , ” arm , co r t e x −a9−twd− t im e r ” ;
431 r eg = < 0xFFFEC600 0x00000100 >;
432 i n t e r r u p t −p a r e n t = < &hp s 0 a rm g i c 0 >;
433 i n t e r r u p t s = < 1 13 3844 >;
434 } ; / / end t ime r@0xf f f e c600 ( h p s 0 t im e r )
435 } ; / / end sopc@0
436
437 l e d s {
438 c ompa t i b l e = ” gpio− l e d s ” ;
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439 fpga0 {
440 g p i o s = <&l e d p i o 0 1>;
441 l a b e l = ” f p g a l e d 0 ” ;
442 } ;
443 fpga1 {
444 g p i o s = <&l e d p i o 1 1>;
445 l a b e l = ” f p g a l e d 1 ” ;
446 } ;
447 fpga2 {
448 g p i o s = <&l e d p i o 2 1>;
449 l a b e l = ” f p g a l e d 2 ” ;
450 } ;
451 fpga3 {
452 g p i o s = <&l e d p i o 3 1>;
453 l a b e l = ” f p g a l e d 3 ” ;
454 } ;
455 hps0 {
456 g p i o s = <&hps 0 gp i o 1 15 1>;
457 l a b e l = ” h p s l e d 0 ” ;
458 } ;
459 hps1 {
460 g p i o s = <&hps 0 gp i o 1 14 1>;
461 l a b e l = ” h p s l e d 1 ” ;
462 } ;
463 hps2 {
464 g p i o s = <&hps 0 gp i o 1 13 1>;
465 l a b e l = ” h p s l e d 2 ” ;
466 } ;
467 hps3 {
468 g p i o s = <&hps 0 gp i o 1 12 1>;




473 b o o t a r g s = ” c on s o l e= t t yS0 ,57600 ” ;
474 } ; / / end chosen
475 } ; / / end /
Listing 16.23: Modiﬁed Device Tree File (socfpga.dts)
16.4.8 SD Card Flash Script (make-sd.sh)
1 # ! / b in / bash
2
3 s e t −v
4
5 cd ˜ / yocto −ghrd / b u i l d / tmp / dep loy / images
6 sudo rm − r f r o o t f s
7 mkdir r o o t f s
8 cd r o o t f s
9 sudo t a r xz f . . / a l t e r a −gsrd −image− s o c f p g a c y c l o n e 5 . t a r . gz
10 cd . .
11 rm − f s d image yo c t o . b i n
12 sudo / op t / a l t e r a − l i n ux −ghrd / b in / make sdimage . sh −k uImage , s o c f pga . d t b − rp u−boot−sp l −
s o c f p g a c y c l o n e 5 . b i n − t ˜ / a l t e r a / 1 3 . 0 sp1 / embedded / h o s t t o o l s / a l t e r a /mkpimage /mkpimage
−b u−boot− s o c f p g a c y c l o n e 5 . img − r r o o t f s / −o sd image yo c t o . b i n
Listing 16.24: SD Card Flash Script (make-sd.sh)
16.5 Database - SQL Table Creation Code
1 IF o b j e c t i d ( ’Anomaly ’ ) i s no t n u l l
2 BEGIN
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3 DROP TABLE Anomaly
4 END
5
6 IF o b j e c t i d ( ’ De t e c t i o nEv en t ’ ) i s no t n u l l
7 BEGIN
8 DROP TABLE De t e c t i o nEv en t
9 END
10
11 IF o b j e c t i d ( ’ CameraS t a t s ’ ) i s no t n u l l
12 BEGIN
13 DROP TABLE CameraS t a t s
14 END
15
16 IF o b j e c t i d ( ’ Camera ’ ) i s no t n u l l
17 BEGIN
18 DROP TABLE Camera
19 END
20
21 IF o b j e c t i d ( ’KnownImgs ’ ) i s no t n u l l
22 BEGIN
23 DROP TABLE KnownImgs
24 END
25
26 IF o b j e c t i d ( ’ I n d i v i d u a l ’ ) i s no t n u l l
27 BEGIN
28 DROP TABLE I n d i v i d u a l
29 END
30
31 CREATE TABLE I n d i v i d u a l
32 (
33 ID I n t e g e r IDENTITY ( 1 , 1 ) Not Nu l l PRIMARY KEY,
34 Name Varcha r ( 4 0 ) Not Nul l ,
35 D e t a i l s Varcha r ( 100 ) Nu l l
36 ) ;
37
38 CREATE TABLE KnownImgs
39 (
40 KnownImgID I n t e g e r IDENTITY ( 1 , 1 ) Not Nu l l PRIMARY KEY,
41 IDImg I n t e g e r Not Nul l ,
42 Img Image Null ,
43 FOREIGN KEY( IDImg ) REFERENCES I n d i v i d u a l ( ID ) on d e l e t e c a s c ad e
44 ) ;
45
46 CREATE TABLE Camera
47 (
48 CameraID Sma l l I n t Not Nu l l PRIMARY KEY,
49 CameraName Varcha r ( 2 0 ) Not Nul l ,
50 CameraIP Varcha r ( 4 0 ) Nul l ,
51 FPGAIP Varcha r ( 4 0 ) Nul l ,
52 CameraLoc Varcha r ( 4 0 ) Nul l ,
53 Came r aDe t a i l s Varcha r ( 100 ) Nul l ,
54 imgIndex sm a l l i n t Nul l ,
55 ThumbPath Varcha r ( 1 0 ) Nu l l
56 ) ;
57
58 CREATE TABLE CameraS t a t s
59 (
60 TimeID Sma l l I n t Not Nu l l PRIMARY KEY,
61 CameraID Sma l l I n t Not Nul l ,
62 LoTimeRange Time ( 2 ) Nul l ,
63 HiTimeRange Time ( 2 ) Nul l ,
64 Simga F l o a t Nul l ,
65 Mean F l o a t Nul l ,
66 NValue I n t e g e r De f a u l t ( 0 ) ,
67 FOREIGN KEY( CameraID ) REFERENCES Camera ( CameraID ) on d e l e t e c a s c ad e
68 ) ;
69
70 CREATE TABLE De t e c t i o nEv en t
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71 (
72 EventID I n t e g e r PRIMARY KEY Not Null ,
73 EventCamera Sma l l I n t Not Nul l ,
74 EventTimeIn Time ( 2 ) Not Nul l ,
75 EventTimeOut Time ( 2 ) Nul l ,
76 i sChecked I n t d e f a u l t ( 0 ) ,
77 Ent ryType Sma l l I n t Nul l ,
78 Ex i tType Sma l l I n t Nul l ,
79 Suspec t ID I n t e g e r Not Nul l ,
80 Con f idence F l o a t Not Nul l ,
81 −−ImgSize i n t Nul l ,
82 −−ImgXPos i n t Nul l ,
83 −−ImgYPos i n t Nul l ,
84 FOREIGN KEY( EventCamera ) REFERENCES Camera ( CameraID ) on d e l e t e cascade ,
85 FOREIGN KEY( Suspec t ID ) REFERENCES I n d i v i d u a l ( ID ) on d e l e t e c a s c ad e
86 ) ;
87
88 CREATE TABLE Anomaly
89 (
90 AnomalyID I n t e g e r I d e n t i t y ( 1 , 1 ) PRIMARY KEY( AnomalyID ) ,
91 EventID I n t e g e r Not Nul l ,
92 S e v e r i t y F l o a t d e f a u l t ( 0 ) ,
93 i sChecked Sma l l i n t d e f a u l t ( 0 ) ,
94 AnomalyType Sma l l I n t Nul l ,
95 FOREIGN KEY( EventID ) REFERENCES De t e c t i o nEv en t ( EventID ) on d e l e t e c a s c ad e
96 ) ;
Listing 16.25: Code for Creation of the Database’s Tables
16.6 Behavioral Analysis Engine - Primary File
1 u s i n g System ;
2 u s i n g System . C o l l e c t i o n s . Gene r i c ;
3 u s i n g System . Linq ;
4 u s i n g System . Data . Linq ;
5 u s i n g System . Data . Linq . Mapping ;
6 u s i n g System . Text ;
7 u s i n g System . Th read ing . Tasks ;
8
9 namespace SDBahav i o r a lAna l y s i s
10 {
11 c l a s s Program
12 {
13 / / Sen io rDe s i gnCamS t a t sDa t aCon t ex t SDDatabase ;
14 s t a t i c vo id Main ( s t r i n g [ ] a r g s )
15 {
16 S en i o rDe s i gnCamS t a t sDa t aCon t ex t SDDatabase = new
Sen io rDe s i gnCamS t a t sDa t aCon t ex t ( ) ;
17 DateTime Cur ren tT ime = new DateTime ( ) ;
18
19
20 wh i l e ( SDDatabase . D a t a b a s eEx i s t s ( ) )
21 {
22 Cur ren tT ime = DateTime .Now;
23 v a r NewInEvents = ( from ev e n t s i n SDDatabase . GetTable <De t e c t i onEven t > ( )
where ( e v e n t s . Ex i tType == n u l l && ev e n t s . i sChecked == 0) s e l e c t e v e n t s
) ;
24 v a r NewOutEvents = ( from ev e n t s i n SDDatabase . GetTable <De t e c t i onEven t > ( )
where ( e v e n t s . Ex i tType != n u l l && ev e n t s . EventTimeOut != n u l l &&
ev e n t s . i sChecked == 0) s e l e c t e v e n t s ) ;
25 v a r CamStats = ( from cam t ab l e s i n SDDatabase . GetTable <CameraSta t > ( ) where
( c am t ab l e s . HiTimeRange > Cur ren tT ime . TimeOfDay && Cur ren tT ime .
TimeOfDay > c am t ab l e s . LoTimeRange ) s e l e c t c am t ab l e s ) ;
26




30 i f ( Event . Ex i tType == 0 | | Event . Ent ryType == 0)
31 ReportAnomaly ( SDDatabase , Event ) ;
32 f o r e a c h ( CameraS ta t Camera i n CamStats )
33 {
34 i f ( Camera . CameraID == Event . EventID )
35 {
36 doub l e x = ( ( ( TimeSpan ) Event . EventTimeOut ) . To t a lM inu t e s −
Event . EventTimeIn . To t a lM inu t e s ) ;
37 i f ( Camera . NValue > 36)
38 {
39 i f ( Math . Abs ( x ) > ( Camera . Mean + ( Camera . Simga * 3) ) )
40 {
41 ReportAnomaly ( SDDatabase , Event ) ;
42 c o n t i n u e ;
43 }
44 i f ( checkZVal ( Camera , x ) > 1 . 9 6 )
45 ReportAnomaly ( SDDatabase , Event ) ;
46 }
47 Upd a t e S t a t s ( SDDatabase , Camera , Event , x ) ;
48 }
49 }
50 } / / end of f o r e a c h Out
51
52 f o r e a c h ( De t e c t i o nEv en t Event i n NewInEvents )
53 {
54 f o r e a c h ( CameraS ta t Camera i n CamStats )
55 {
56 doub l e x = ( DateTime .Now . TimeOfDay . To t a lM inu t e s − Event .
EventTimeIn . To t a lM inu t e s ) ;
57 i f ( Camera . NValue > 36 && checkZVal ( Camera , x ) > 1 . 9 6 )
58 {
59 ReportAnomaly ( SDDatabase , Event ) ;
60 Event . i sChecked = 1 ;
61 t r y
62 {
63 SDDatabase . SubmitChanges ( ) ;
64 }
65 c a t c h ( Excep t i on e )
66 {
67 Conso le . Wr i t eL ine ( ” Da t aba se Connec t i on Fa i l e d , P l e a s e






73 } / / end of wh i l e
74
75 } / / end of main
76
77 p r i v a t e s t a t i c doub l e checkZVal ( CameraS ta t CamInfo , doub l e x )
78 {
79 doub l e z = ( ( x − ( doub l e ) CamInfo . Mean ) / ( doub l e ) CamInfo . Simga ) * Math . S q r t ( (
doub l e ) CamInfo . NValue ) ;
80 r e t u r n z ;
81 }
82
83 p r i v a t e s t a t i c vo id Upd a t e S t a t s ( Sen i o rDes i gnCamS t a t sDa t aCon t ex t SDDatabase ,
CameraS ta t CameraInfo , De t e c t i o nEv en t Event , doub l e x )
84 {
85 i n t NewNVal = ( i n t ) CameraInfo . NValue + 1 ;
86 doub l e NewMean = ( ( ( doub l e ) CameraInfo . Mean * ( NewNVal − 1 ) ) + x ) / NewNVal ;
87 doub l e NewSigma = Math . S q r t ( ( ( ( NewNVal − 1) * Math . Pow ( ( i n t ) CameraInfo . Simga
, 2 . 0 ) ) + Math . Pow( ( x − NewMean ) , 2 . 0 ) ) / NewNVal ) ;
88 CameraInfo . NValue = NewNVal ;
89 CameraInfo . Mean = NewMean ;
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90 CameraInfo . Simga = NewSigma ;
91 Event . i sChecked = 1 ;
92 t r y
93 {
94 SDDatabase . SubmitChanges ( ) ;
95 Conso le . Wr i t eL ine ( ”Camera ” + CameraInfo . CameraID + ” : Updated wi th new
v a l u e s ! ” ) ;
96 }
97 c a t c h ( Excep t i on e )
98 {
99 Conso le . Wr i t eL ine ( ” Da t aba se Connec t i on Fa i l e d , P l e a s e Check Connec t i on and
R e s t a r t Program . D e t a i l s : ” + e ) ;




104 p r i v a t e s t a t i c vo id ReportAnomaly ( Sen i o rDes i gnCamS t a t sDa t aCon t ex t SDDatabase ,
De t e c t i o nEv en t Event )
105 {
106 Anomaly newAnom = new Anomaly
107 {
108 EventID = Event . EventID ,
109 S e v e r i t y = 0 . 0 ,
110 AnomalyType = nu l l ,
111 i sChecked = 0
112 } ;
113
114 SDDatabase . Anomal ies . I n s e r tOnSubmi t ( newAnom) ;
115 Event . i sChecked = 1 ;
116
117 t r y
118 {
119 SDDatabase . SubmitChanges ( ) ;
120 Conso le . Wr i t eL ine ( ”Anomaly De t e c t e d ! ! ! ! ! ” ) ;
121 }
122 c a t c h ( Excep t i on e )
123 {
124 Conso le . Wr i t eL ine ( ” Da t aba se Connec t i on Fa i l e d , P l e a s e Check Connec t i on and
R e s t a r t Program . D e t a i l s : ” + e ) ;








Listing 16.26: Primary File for the Behavioral Analysis Engine
16.7 Behavioral Analysis Engine - Database Conﬁguration File
1 # pragma warn ing d i s a b l e 1591
2 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
3 / / <au to −gene r a t e d >
4 / / Thi s code was g e n e r a t e d by a t o o l .
5 / / Runtime Ver s i on : 4 . 0 . 3 0 3 1 9 . 3 4 0 1 4
6 / /
7 / / Changes t o t h i s f i l e may cause i n c o r r e c t b e h a v i o r and w i l l be l o s t i f
8 / / t h e code i s r e g e n e r a t e d .
9 / / </ au to −gene r a t e d >
10 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11
12 namespace SDBahav i o r a lAna l y s i s
13 {
231
14 u s i n g System . Data . Linq ;
15 u s i n g System . Data . Linq . Mapping ;
16 u s i n g System . Data ;
17 u s i n g System . C o l l e c t i o n s . Gene r i c ;
18 u s i n g System . R e f l e c t i o n ;
19 u s i n g System . Linq ;
20 u s i n g System . Linq . E xp r e s s i o n s ;
21 u s i n g System . ComponentModel ;
22 u s i n g System ;
23
24
25 [ g l o b a l : : System . Data . Linq . Mapping . D a t a b a s eA t t r i b u t e (Name=” SeniorDesignDB2 ” ) ]
26 p u b l i c p a r t i a l c l a s s Sen i o rDe s i gnCamS t a t sDa t aCon t ex t : System . Data . Linq . Da t aCon t ex t
27 {
28
29 p r i v a t e s t a t i c System . Data . Linq . Mapping . MappingSource mappingSource = new
At t r i b u t eMapp i ngSou r c e ( ) ;
30
31 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
32 p a r t i a l vo id OnCreated ( ) ;
33 p a r t i a l vo id I n s e r tCame r a ( Camera i n s t a n c e ) ;
34 p a r t i a l vo id UpdateCamera ( Camera i n s t a n c e ) ;
35 p a r t i a l vo id Dele teCamera ( Camera i n s t a n c e ) ;
36 p a r t i a l vo id I n s e r t C ame r a S t a t ( CameraS ta t i n s t a n c e ) ;
37 p a r t i a l vo id Upda teCameraS ta t ( CameraS ta t i n s t a n c e ) ;
38 p a r t i a l vo id De l e t eCame r aS t a t ( CameraS ta t i n s t a n c e ) ;
39 p a r t i a l vo id I n s e r t D e t e c t i o n E v e n t ( De t e c t i o nEv en t i n s t a n c e ) ;
40 p a r t i a l vo id Upda t eDe t e c t i o nEven t ( De t e c t i o nEv en t i n s t a n c e ) ;
41 p a r t i a l vo id De l e t eDe t e c t i o nEv e n t ( D e t e c t i o nEv en t i n s t a n c e ) ;
42 p a r t i a l vo id In s e r tAnoma ly ( Anomaly i n s t a n c e ) ;
43 p a r t i a l vo id UpdateAnomaly ( Anomaly i n s t a n c e ) ;
44 p a r t i a l vo id Dele teAnomaly ( Anomaly i n s t a n c e ) ;
45 # e nd r e g i on
46
47 p u b l i c Sen i o rDe s i gnCamS t a t sDa t aCon t ex t ( ) :
48 ba se ( g l o b a l : : SDBahav i o r a lAna l y s i s . P r o p e r t i e s . S e t t i n g s . D e f a u l t .
Sen io rDes ignDB2Connec t i onS t r i ng , mappingSource )
49 {
50 OnCreated ( ) ;
51 }
52
53 p u b l i c Sen i o rDe s i gnCamS t a t sDa t aCon t ex t ( s t r i n g c o nn e c t i o n ) :
54 ba se ( connec t i on , mappingSource )
55 {
56 OnCreated ( ) ;
57 }
58
59 p u b l i c Sen i o rDes i gnCamS t a t sDa t aCon t ex t ( System . Data . IDbConnec t ion c o nn e c t i o n ) :
60 ba se ( connec t i on , mappingSource )
61 {
62 OnCreated ( ) ;
63 }
64
65 p u b l i c Sen i o rDe s i gnCamS t a t sDa t aCon t ex t ( s t r i n g connec t i on , System . Data . Linq . Mapping .
MappingSource mappingSource ) :
66 ba se ( connec t i on , mappingSource )
67 {
68 OnCreated ( ) ;
69 }
70
71 p u b l i c Sen i o rDes i gnCamS t a t sDa t aCon t ex t ( System . Data . IDbConnec t ion connec t i on , System .
Data . Linq . Mapping . MappingSource mappingSource ) :
72 ba se ( connec t i on , mappingSource )
73 {
74 OnCreated ( ) ;
75 }
76
77 p u b l i c System . Data . Linq . Table<Camera> Cameras
232
78 {
79 g e t
80 {




85 p u b l i c System . Data . Linq . Table<CameraSta t > CameraS t a t s
86 {
87 g e t
88 {




93 p u b l i c System . Data . Linq . Table<De t e c t i onEven t > De t e c t i o nEv e n t s
94 {
95 g e t
96 {




101 p u b l i c System . Data . Linq . Table<Anomaly> Anomal ies
102 {
103 g e t
104 {





110 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . Camera ” ) ]
111 p u b l i c p a r t i a l c l a s s Camera : INo t i f yP r op e r t yChang i ng , INo t i f yP r op e r t yChang ed
112 {
113
114 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
115
116 p r i v a t e s h o r t CameraID ;
117
118 p r i v a t e s t r i n g CameraName ;
119
120 p r i v a t e s t r i n g CameraIP ;
121
122 p r i v a t e s t r i n g FPGAIP ;
123
124 p r i v a t e s t r i n g CameraLoc ;
125
126 p r i v a t e s t r i n g Came r aDe t a i l s ;
127
128 p r i v a t e System . Nu l l a b l e < s h o r t > imgIndex ;
129
130 p r i v a t e s t r i n g ThumbPath ;
131
132 p r i v a t e E n t i t y S e t <CameraSta t > Came r aS t a t s ;
133
134 p r i v a t e E n t i t y S e t <De t e c t i onEven t > De t e c t i o nEv e n t s ;
135
136 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
137 p a r t i a l vo id OnLoaded ( ) ;
138 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
139 p a r t i a l vo id OnCreated ( ) ;
140 p a r t i a l vo id OnCameraIDChanging ( s h o r t v a l u e ) ;
141 p a r t i a l vo id OnCameraIDChanged ( ) ;
142 p a r t i a l vo id OnCameraNameChanging ( s t r i n g v a l u e ) ;
143 p a r t i a l vo id OnCameraNameChanged ( ) ;
144 p a r t i a l vo id OnCameraIPChanging ( s t r i n g v a l u e ) ;
233
145 p a r t i a l vo id OnCameraIPChanged ( ) ;
146 p a r t i a l vo id OnFPGAIPChanging ( s t r i n g v a l u e ) ;
147 p a r t i a l vo id OnFPGAIPChanged ( ) ;
148 p a r t i a l vo id OnCameraLocChanging ( s t r i n g v a l u e ) ;
149 p a r t i a l vo id OnCameraLocChanged ( ) ;
150 p a r t i a l vo id OnCameraDeta i l sChanging ( s t r i n g v a l u e ) ;
151 p a r t i a l vo id OnCameraDeta i l sChanged ( ) ;
152 p a r t i a l vo id OnimgIndexChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
153 p a r t i a l vo id OnimgIndexChanged ( ) ;
154 p a r t i a l vo id OnThumbPathChanging ( s t r i n g v a l u e ) ;
155 p a r t i a l vo id OnThumbPathChanged ( ) ;
156 # e nd r e g i on
157
158 p u b l i c Camera ( )
159 {
160 t h i s . Came r aS t a t s = new En t i t y S e t <CameraSta t >(new Act ion <CameraSta t >( t h i s .
a t t a c h C ame r a S t a t s ) , new Act ion <CameraSta t >( t h i s . d e t a c h Came r aS t a t s ) ) ;
161 t h i s . D e t e c t i o nEv e n t s = new En t i t y S e t <De t e c t i onEven t >(new Act ion <De t e c t i onEven t >(
t h i s . a t t a c h D e t e c t i o n E v e n t s ) , new Act ion <De t e c t i onEven t >( t h i s .
d e t a c h D e t e c t i o nE v e n t s ) ) ;
162 OnCreated ( ) ;
163 }
164
165 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraID ” , DbType=”
Sma l l I n t NOT NULL” , I sP r imaryKey= t r u e ) ]
166 p u b l i c s h o r t CameraID
167 {
168 g e t
169 {
170 r e t u r n t h i s . CameraID ;
171 }
172 s e t
173 {
174 i f ( ( t h i s . CameraID != va l u e ) )
175 {
176 t h i s . OnCameraIDChanging ( v a l u e ) ;
177 t h i s . SendPrope r t yChang ing ( ) ;
178 t h i s . CameraID = va l u e ;
179 t h i s . SendPrope r tyChanged ( ”CameraID” ) ;





185 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraName” , DbType=”
VarChar ( 2 0 ) NOT NULL” , CanBeNull= f a l s e ) ]
186 p u b l i c s t r i n g CameraName
187 {
188 g e t
189 {
190 r e t u r n t h i s . CameraName ;
191 }
192 s e t
193 {
194 i f ( ( t h i s . CameraName != va l u e ) )
195 {
196 t h i s . OnCameraNameChanging ( v a l u e ) ;
197 t h i s . SendPrope r t yChang ing ( ) ;
198 t h i s . CameraName = va l u e ;
199 t h i s . SendPrope r tyChanged ( ”CameraName” ) ;





205 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraIP ” , DbType=”VarChar
( 4 0 ) ” ) ]
206 p u b l i c s t r i n g CameraIP
234
207 {
208 g e t
209 {
210 r e t u r n t h i s . CameraIP ;
211 }
212 s e t
213 {
214 i f ( ( t h i s . CameraIP != va l u e ) )
215 {
216 t h i s . OnCameraIPChanging ( v a l u e ) ;
217 t h i s . SendPrope r t yChang ing ( ) ;
218 t h i s . CameraIP = va l u e ;
219 t h i s . SendPrope r tyChanged ( ” CameraIP ” ) ;





225 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” FPGAIP” , DbType=”VarChar
( 4 0 ) ” ) ]
226 p u b l i c s t r i n g FPGAIP
227 {
228 g e t
229 {
230 r e t u r n t h i s . FPGAIP ;
231 }
232 s e t
233 {
234 i f ( ( t h i s . FPGAIP != va l u e ) )
235 {
236 t h i s . OnFPGAIPChanging ( v a l u e ) ;
237 t h i s . SendPrope r t yChang ing ( ) ;
238 t h i s . FPGAIP = va l u e ;
239 t h i s . SendPrope r tyChanged ( ”FPGAIP” ) ;





245 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraLoc ” , DbType=”
VarChar ( 4 0 ) ” ) ]
246 p u b l i c s t r i n g CameraLoc
247 {
248 g e t
249 {
250 r e t u r n t h i s . CameraLoc ;
251 }
252 s e t
253 {
254 i f ( ( t h i s . CameraLoc != va l u e ) )
255 {
256 t h i s . OnCameraLocChanging ( v a l u e ) ;
257 t h i s . SendPrope r t yChang ing ( ) ;
258 t h i s . CameraLoc = va l u e ;
259 t h i s . SendPrope r tyChanged ( ”CameraLoc ” ) ;





265 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Came r aDe t a i l s ” , DbType=”
VarChar ( 100 ) ” ) ]
266 p u b l i c s t r i n g Came r aDe t a i l s
267 {
268 g e t
269 {
270 r e t u r n t h i s . Came r aDe t a i l s ;
271 }
235
272 s e t
273 {
274 i f ( ( t h i s . C ame r aDe t a i l s != va l u e ) )
275 {
276 t h i s . OnCameraDeta i l sChanging ( v a l u e ) ;
277 t h i s . SendPrope r t yChang ing ( ) ;
278 t h i s . C ame r aDe t a i l s = va l u e ;
279 t h i s . SendPrope r tyChanged ( ” Came r aDe t a i l s ” ) ;





285 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” imgIndex ” , DbType=”
Sma l l I n t ” ) ]
286 p u b l i c System . Nu l l a b l e < s h o r t > imgIndex
287 {
288 g e t
289 {
290 r e t u r n t h i s . imgIndex ;
291 }
292 s e t
293 {
294 i f ( ( t h i s . imgIndex != va l u e ) )
295 {
296 t h i s . OnimgIndexChanging ( v a l u e ) ;
297 t h i s . SendPrope r t yChang ing ( ) ;
298 t h i s . imgIndex = va l u e ;
299 t h i s . SendPrope r tyChanged ( ” imgIndex ” ) ;





305 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” ThumbPath ” , DbType=”
VarChar ( 1 0 ) ” ) ]
306 p u b l i c s t r i n g ThumbPath
307 {
308 g e t
309 {
310 r e t u r n t h i s . ThumbPath ;
311 }
312 s e t
313 {
314 i f ( ( t h i s . ThumbPath != va l u e ) )
315 {
316 t h i s . OnThumbPathChanging ( v a l u e ) ;
317 t h i s . SendPrope r t yChang ing ( ) ;
318 t h i s . ThumbPath = va l u e ;
319 t h i s . SendPrope r tyChanged ( ”ThumbPath ” ) ;





325 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Camera CameraSta t ” ,
S t o r a g e=” Came r aS t a t s ” , ThisKey=”CameraID” , OtherKey=”CameraID” ) ]
326 p u b l i c E n t i t y S e t <CameraSta t > CameraS t a t s
327 {
328 g e t
329 {
330 r e t u r n t h i s . Came r aS t a t s ;
331 }
332 s e t
333 {





338 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Came r a De t e c t i onEven t ” ,
S t o r a g e=” D e t e c t i o nEv e n t s ” , ThisKey=”CameraID” , OtherKey=” EventCamera ” ) ]
339 p u b l i c E n t i t y S e t <De t e c t i onEven t > De t e c t i o nEv e n t s
340 {
341 g e t
342 {
343 r e t u r n t h i s . D e t e c t i o nEv e n t s ;
344 }
345 s e t
346 {




351 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
352
353 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
354
355 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
356 {
357 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
358 {




363 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
364 {
365 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
366 {




371 p r i v a t e vo id a t t a c h C ame r a S t a t s ( CameraS ta t e n t i t y )
372 {
373 t h i s . SendPrope r t yChang ing ( ) ;
374 e n t i t y . Camera = t h i s ;
375 }
376
377 p r i v a t e vo id d e t a c h Came r aS t a t s ( CameraS ta t e n t i t y )
378 {
379 t h i s . SendPrope r t yChang ing ( ) ;
380 e n t i t y . Camera = n u l l ;
381 }
382
383 p r i v a t e vo id a t t a c h D e t e c t i o n E v e n t s ( De t e c t i o nEv en t e n t i t y )
384 {
385 t h i s . SendPrope r t yChang ing ( ) ;
386 e n t i t y . Camera = t h i s ;
387 }
388
389 p r i v a t e vo id d e t a c h D e t e c t i o nE v e n t s ( De t e c t i o nEv en t e n t i t y )
390 {
391 t h i s . SendPrope r t yChang ing ( ) ;




396 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . CameraS t a t s ” ) ]
397 p u b l i c p a r t i a l c l a s s CameraS ta t : INo t i f yP r op e r t yChang i ng , INo t i f yP r op e r t yChang ed
398 {
399
400 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
401
402 p r i v a t e s h o r t TimeID ;
237
403
404 p r i v a t e s h o r t CameraID ;
405
406 p r i v a t e System . Nu l l a b l e <System . TimeSpan> LoTimeRange ;
407
408 p r i v a t e System . Nu l l a b l e <System . TimeSpan> HiTimeRange ;
409
410 p r i v a t e System . Nu l l a b l e <double > Simga ;
411
412 p r i v a t e System . Nu l l a b l e <double > Mean ;
413
414 p r i v a t e System . Nu l l a b l e < i n t > NValue ;
415
416 p r i v a t e En t i t yRe f <Camera> Camera ;
417
418 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
419 p a r t i a l vo id OnLoaded ( ) ;
420 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
421 p a r t i a l vo id OnCreated ( ) ;
422 p a r t i a l vo id OnTimeIDChanging ( s h o r t v a l u e ) ;
423 p a r t i a l vo id OnTimeIDChanged ( ) ;
424 p a r t i a l vo id OnCameraIDChanging ( s h o r t v a l u e ) ;
425 p a r t i a l vo id OnCameraIDChanged ( ) ;
426 p a r t i a l vo id OnLoTimeRangeChanging ( System . Nu l l a b l e <System . TimeSpan> va l u e ) ;
427 p a r t i a l vo id OnLoTimeRangeChanged ( ) ;
428 p a r t i a l vo id OnHiTimeRangeChanging ( System . Nu l l a b l e <System . TimeSpan> va l u e ) ;
429 p a r t i a l vo id OnHiTimeRangeChanged ( ) ;
430 p a r t i a l vo id OnSimgaChanging ( System . Nu l l a b l e <double > va l u e ) ;
431 p a r t i a l vo id OnSimgaChanged ( ) ;
432 p a r t i a l vo id OnMeanChanging ( System . Nu l l a b l e <double > va l u e ) ;
433 p a r t i a l vo id OnMeanChanged ( ) ;
434 p a r t i a l vo id OnNValueChanging ( System . Nu l l a b l e < i n t > va l u e ) ;
435 p a r t i a l vo id OnNValueChanged ( ) ;
436 # e nd r e g i on
437
438 p u b l i c CameraS ta t ( )
439 {
440 t h i s . Camera = d e f a u l t ( En t i t yRe f <Camera >) ;
441 OnCreated ( ) ;
442 }
443
444 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” TimeID ” , DbType=” Sma l l I n t
NOT NULL” , I sP r imaryKey= t r u e ) ]
445 p u b l i c s h o r t TimeID
446 {
447 g e t
448 {
449 r e t u r n t h i s . TimeID ;
450 }
451 s e t
452 {
453 i f ( ( t h i s . TimeID != va l u e ) )
454 {
455 t h i s . OnTimeIDChanging ( v a l u e ) ;
456 t h i s . SendPrope r t yChang ing ( ) ;
457 t h i s . TimeID = va l u e ;
458 t h i s . SendPrope r tyChanged ( ”TimeID” ) ;





464 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraID ” , DbType=”
Sma l l I n t NOT NULL” ) ]
465 p u b l i c s h o r t CameraID
466 {
467 g e t
468 {
238
469 r e t u r n t h i s . CameraID ;
470 }
471 s e t
472 {
473 i f ( ( t h i s . CameraID != va l u e ) )
474 {
475 i f ( t h i s . Camera . HasLoadedOrAssignedValue )
476 {
477 th row new System . Data . Linq . Fo r e i gnKeyRe f e r enceA l r e adyHasVa lueExcep t i on ( ) ;
478 }
479 t h i s . OnCameraIDChanging ( v a l u e ) ;
480 t h i s . SendPrope r t yChang ing ( ) ;
481 t h i s . CameraID = va l u e ;
482 t h i s . SendPrope r tyChanged ( ”CameraID” ) ;





488 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” LoTimeRange ” , DbType=”Time
” ) ]
489 p u b l i c System . Nu l l a b l e <System . TimeSpan> LoTimeRange
490 {
491 g e t
492 {
493 r e t u r n t h i s . LoTimeRange ;
494 }
495 s e t
496 {
497 i f ( ( t h i s . LoTimeRange != va l u e ) )
498 {
499 t h i s . OnLoTimeRangeChanging ( v a l u e ) ;
500 t h i s . SendPrope r t yChang ing ( ) ;
501 t h i s . LoTimeRange = va l u e ;
502 t h i s . SendPrope r tyChanged ( ”LoTimeRange ” ) ;





508 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” HiTimeRange ” , DbType=”Time
” ) ]
509 p u b l i c System . Nu l l a b l e <System . TimeSpan> HiTimeRange
510 {
511 g e t
512 {
513 r e t u r n t h i s . HiTimeRange ;
514 }
515 s e t
516 {
517 i f ( ( t h i s . HiTimeRange != va l u e ) )
518 {
519 t h i s . OnHiTimeRangeChanging ( v a l u e ) ;
520 t h i s . SendPrope r t yChang ing ( ) ;
521 t h i s . HiTimeRange = va l u e ;
522 t h i s . SendPrope r tyChanged ( ”HiTimeRange ” ) ;





528 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Simga ” , DbType=” F l o a t ” ) ]
529 p u b l i c System . Nu l l a b l e <double > Simga
530 {
531 g e t
532 {
533 r e t u r n t h i s . Simga ;
534 }
239
535 s e t
536 {
537 i f ( ( t h i s . Simga != va l u e ) )
538 {
539 t h i s . OnSimgaChanging ( v a l u e ) ;
540 t h i s . SendPrope r t yChang ing ( ) ;
541 t h i s . Simga = va l u e ;
542 t h i s . SendPrope r tyChanged ( ” Simga ” ) ;





548 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Mean” , DbType=” F l o a t ” ) ]
549 p u b l i c System . Nu l l a b l e <double > Mean
550 {
551 g e t
552 {
553 r e t u r n t h i s . Mean ;
554 }
555 s e t
556 {
557 i f ( ( t h i s . Mean != va l u e ) )
558 {
559 t h i s . OnMeanChanging ( v a l u e ) ;
560 t h i s . SendPrope r t yChang ing ( ) ;
561 t h i s . Mean = va l u e ;
562 t h i s . SendPrope r tyChanged ( ”Mean” ) ;





568 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” NValue ” , DbType=” I n t ” ) ]
569 p u b l i c System . Nu l l a b l e < i n t > NValue
570 {
571 g e t
572 {
573 r e t u r n t h i s . NValue ;
574 }
575 s e t
576 {
577 i f ( ( t h i s . NValue != va l u e ) )
578 {
579 t h i s . OnNValueChanging ( v a l u e ) ;
580 t h i s . SendPrope r t yChang ing ( ) ;
581 t h i s . NValue = va l u e ;
582 t h i s . SendPrope r tyChanged ( ”NValue ” ) ;





588 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Camera CameraSta t ” ,
S t o r a g e=” Camera ” , ThisKey=”CameraID” , OtherKey=”CameraID” , I sFo r e i gnKey= t r u e ,
De le t eOnNul l= t r u e , De l e t eRu l e=”CASCADE” ) ]
589 p u b l i c Camera Camera
590 {
591 g e t
592 {
593 r e t u r n t h i s . Camera . E n t i t y ;
594 }
595 s e t
596 {
597 Camera p r e v i o u sVa l u e = t h i s . Camera . E n t i t y ;
598 i f ( ( ( p r e v i o u sVa l u e != va l u e )
599 | | ( t h i s . Camera . HasLoadedOrAssignedValue == f a l s e ) ) )
600 {
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601 t h i s . SendPrope r t yChang ing ( ) ;
602 i f ( ( p r e v i o u sVa l u e != n u l l ) )
603 {
604 t h i s . Camera . E n t i t y = n u l l ;
605 p r e v i o u sVa l u e . CameraS t a t s . Remove ( t h i s ) ;
606 }
607 t h i s . Camera . E n t i t y = va l u e ;
608 i f ( ( v a l u e != n u l l ) )
609 {
610 v a l u e . CameraS t a t s . Add ( t h i s ) ;
611 t h i s . CameraID = va l u e . CameraID ;
612 }
613 e l s e
614 {
615 t h i s . CameraID = d e f a u l t ( s h o r t ) ;
616 }





622 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
623
624 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
625
626 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
627 {
628 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
629 {




634 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
635 {
636 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
637 {





643 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . De t e c t i o nEv en t ” ) ]
644 p u b l i c p a r t i a l c l a s s De t e c t i o nEven t : INo t i f yP r op e r t yChang i n g , INo t i f yP r op e r t yChang ed
645 {
646
647 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
648
649 p r i v a t e i n t Even t ID ;
650
651 p r i v a t e s h o r t EventCamera ;
652
653 p r i v a t e System . TimeSpan Even tT imeIn ;
654
655 p r i v a t e System . Nu l l a b l e <System . TimeSpan> EventTimeOut ;
656
657 p r i v a t e System . Nu l l a b l e < i n t > i sChecked ;
658
659 p r i v a t e System . Nu l l a b l e < s h o r t > Ent ryType ;
660
661 p r i v a t e System . Nu l l a b l e < s h o r t > Ex i tType ;
662
663 p r i v a t e i n t Su spec t ID ;
664
665 p r i v a t e doub l e Con f i d enc e ;
666
667 p r i v a t e E n t i t y S e t <Anomaly> Anomal i e s ;
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668
669 p r i v a t e En t i t yRe f <Camera> Camera ;
670
671 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
672 p a r t i a l vo id OnLoaded ( ) ;
673 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
674 p a r t i a l vo id OnCreated ( ) ;
675 p a r t i a l vo id OnEventIDChanging ( i n t v a l u e ) ;
676 p a r t i a l vo id OnEventIDChanged ( ) ;
677 p a r t i a l vo id OnEventCameraChanging ( s h o r t v a l u e ) ;
678 p a r t i a l vo id OnEventCameraChanged ( ) ;
679 p a r t i a l vo id OnEventTimeInChanging ( System . TimeSpan va l u e ) ;
680 p a r t i a l vo id OnEventTimeInChanged ( ) ;
681 p a r t i a l vo id OnEventTimeOutChanging ( System . Nu l l a b l e <System . TimeSpan> va l u e ) ;
682 p a r t i a l vo id OnEventTimeOutChanged ( ) ;
683 p a r t i a l vo id OnisCheckedChanging ( System . Nu l l a b l e < i n t > va l u e ) ;
684 p a r t i a l vo id OnisCheckedChanged ( ) ;
685 p a r t i a l vo id OnEntryTypeChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
686 p a r t i a l vo id OnEntryTypeChanged ( ) ;
687 p a r t i a l vo id OnExi tTypeChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
688 p a r t i a l vo id OnExitTypeChanged ( ) ;
689 p a r t i a l vo id OnSuspect IDChanging ( i n t v a l u e ) ;
690 p a r t i a l vo id OnSuspectIDChanged ( ) ;
691 p a r t i a l vo id OnConf idenceChanging ( doub l e v a l u e ) ;
692 p a r t i a l vo id OnConfidenceChanged ( ) ;
693 # e nd r e g i on
694
695 p u b l i c De t e c t i o nEv en t ( )
696 {
697 t h i s . Anomal i e s = new En t i t y S e t <Anomaly>(new Act ion <Anomaly>( t h i s . a t t a c h Anoma l i e s ) ,
new Act ion <Anomaly>( t h i s . d e t a ch Anoma l i e s ) ) ;
698 t h i s . Camera = d e f a u l t ( En t i t yRe f <Camera >) ;
699 OnCreated ( ) ;
700 }
701
702 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Even t ID ” , DbType=” I n t NOT
NULL” , I sP r imaryKey= t r u e ) ]
703 p u b l i c i n t EventID
704 {
705 g e t
706 {
707 r e t u r n t h i s . Even t ID ;
708 }
709 s e t
710 {
711 i f ( ( t h i s . Even t ID != va l u e ) )
712 {
713 t h i s . OnEventIDChanging ( v a l u e ) ;
714 t h i s . SendPrope r t yChang ing ( ) ;
715 t h i s . Even t ID = va l u e ;
716 t h i s . SendPrope r tyChanged ( ” EventID ” ) ;





722 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” EventCamera ” , DbType=”
Sma l l I n t NOT NULL” ) ]
723 p u b l i c s h o r t EventCamera
724 {
725 g e t
726 {
727 r e t u r n t h i s . EventCamera ;
728 }
729 s e t
730 {
731 i f ( ( t h i s . EventCamera != va l u e ) )
732 {
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733 i f ( t h i s . Camera . HasLoadedOrAssignedValue )
734 {
735 th row new System . Data . Linq . Fo r e i gnKeyRe f e r enceA l r e adyHasVa lueExcep t i on ( ) ;
736 }
737 t h i s . OnEventCameraChanging ( v a l u e ) ;
738 t h i s . SendPrope r t yChang ing ( ) ;
739 t h i s . EventCamera = va l u e ;
740 t h i s . SendPrope r tyChanged ( ” EventCamera ” ) ;





746 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Even tT imeIn ” , DbType=”Time
NOT NULL” ) ]
747 p u b l i c System . TimeSpan EventTimeIn
748 {
749 g e t
750 {
751 r e t u r n t h i s . Even tT imeIn ;
752 }
753 s e t
754 {
755 i f ( ( t h i s . Even tT imeIn != va l u e ) )
756 {
757 t h i s . OnEventTimeInChanging ( v a l u e ) ;
758 t h i s . SendPrope r t yChang ing ( ) ;
759 t h i s . Even tT imeIn = va l u e ;
760 t h i s . SendPrope r tyChanged ( ” EventTimeIn ” ) ;





766 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” EventTimeOut ” , DbType=”
Time” ) ]
767 p u b l i c System . Nu l l a b l e <System . TimeSpan> EventTimeOut
768 {
769 g e t
770 {
771 r e t u r n t h i s . EventTimeOut ;
772 }
773 s e t
774 {
775 i f ( ( t h i s . EventTimeOut != va l u e ) )
776 {
777 t h i s . OnEventTimeOutChanging ( v a l u e ) ;
778 t h i s . SendPrope r t yChang ing ( ) ;
779 t h i s . EventTimeOut = va l u e ;
780 t h i s . SendPrope r tyChanged ( ” EventTimeOut ” ) ;





786 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” i sChecked ” , DbType=” I n t ” ) ]
787 p u b l i c System . Nu l l a b l e < i n t > i sChecked
788 {
789 g e t
790 {
791 r e t u r n t h i s . i sChecked ;
792 }
793 s e t
794 {
795 i f ( ( t h i s . i sChecked != va l u e ) )
796 {
797 t h i s . OnisCheckedChanging ( v a l u e ) ;
798 t h i s . SendPrope r t yChang ing ( ) ;
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799 t h i s . i sChecked = va l u e ;
800 t h i s . SendPrope r tyChanged ( ” i sChecked ” ) ;





806 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” En t ryType ” , DbType=”
Sma l l I n t ” ) ]
807 p u b l i c System . Nu l l a b l e < s h o r t > EntryType
808 {
809 g e t
810 {
811 r e t u r n t h i s . En t ryType ;
812 }
813 s e t
814 {
815 i f ( ( t h i s . En t ryType != va l u e ) )
816 {
817 t h i s . OnEntryTypeChanging ( v a l u e ) ;
818 t h i s . SendPrope r t yChang ing ( ) ;
819 t h i s . En t ryType = va l u e ;
820 t h i s . SendPrope r tyChanged ( ” Ent ryType ” ) ;





826 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Ex i tType ” , DbType=”
Sma l l I n t ” ) ]
827 p u b l i c System . Nu l l a b l e < s h o r t > Exi tType
828 {
829 g e t
830 {
831 r e t u r n t h i s . Ex i tType ;
832 }
833 s e t
834 {
835 i f ( ( t h i s . Ex i tType != va l u e ) )
836 {
837 t h i s . OnExi tTypeChanging ( v a l u e ) ;
838 t h i s . SendPrope r t yChang ing ( ) ;
839 t h i s . Ex i tType = va l u e ;
840 t h i s . SendPrope r tyChanged ( ” Ex i tType ” ) ;





846 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Su spec t ID ” , DbType=” I n t
NOT NULL” ) ]
847 p u b l i c i n t Suspec t ID
848 {
849 g e t
850 {
851 r e t u r n t h i s . Su spec t ID ;
852 }
853 s e t
854 {
855 i f ( ( t h i s . Su spec t ID != va l u e ) )
856 {
857 t h i s . OnSuspect IDChanging ( v a l u e ) ;
858 t h i s . SendPrope r t yChang ing ( ) ;
859 t h i s . Su spec t ID = va l u e ;
860 t h i s . SendPrope r tyChanged ( ” Suspec t ID ” ) ;






866 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Con f i d enc e ” , DbType=” F l o a t
NOT NULL” ) ]
867 p u b l i c doub l e Conf idence
868 {
869 g e t
870 {
871 r e t u r n t h i s . Con f i d enc e ;
872 }
873 s e t
874 {
875 i f ( ( t h i s . Con f i d enc e != va l u e ) )
876 {
877 t h i s . OnConf idenceChanging ( v a l u e ) ;
878 t h i s . SendPrope r t yChang ing ( ) ;
879 t h i s . Con f i d enc e = va l u e ;
880 t h i s . SendPrope r tyChanged ( ” Conf idence ” ) ;





886 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” De tec t i onEven t Anoma ly ” ,
S t o r a g e=” Anomal i e s ” , ThisKey=” EventID ” , OtherKey=” EventID ” ) ]
887 p u b l i c E n t i t y S e t <Anomaly> Anomal ies
888 {
889 g e t
890 {
891 r e t u r n t h i s . Anomal i e s ;
892 }
893 s e t
894 {




899 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Came r a De t e c t i onEven t ” ,
S t o r a g e=” Camera ” , ThisKey=” EventCamera ” , OtherKey=”CameraID” , I sFo r e i gnKey= t r u e ,
De le t eOnNul l= t r u e , De l e t eRu l e=”CASCADE” ) ]
900 p u b l i c Camera Camera
901 {
902 g e t
903 {
904 r e t u r n t h i s . Camera . E n t i t y ;
905 }
906 s e t
907 {
908 Camera p r e v i o u sVa l u e = t h i s . Camera . E n t i t y ;
909 i f ( ( ( p r e v i o u sVa l u e != va l u e )
910 | | ( t h i s . Camera . HasLoadedOrAssignedValue == f a l s e ) ) )
911 {
912 t h i s . SendPrope r t yChang ing ( ) ;
913 i f ( ( p r e v i o u sVa l u e != n u l l ) )
914 {
915 t h i s . Camera . E n t i t y = n u l l ;
916 p r e v i o u sVa l u e . D e t e c t i o nEv e n t s . Remove ( t h i s ) ;
917 }
918 t h i s . Camera . E n t i t y = va l u e ;
919 i f ( ( v a l u e != n u l l ) )
920 {
921 v a l u e . D e t e c t i o nEv e n t s . Add ( t h i s ) ;
922 t h i s . EventCamera = va l u e . CameraID ;
923 }
924 e l s e
925 {
926 t h i s . EventCamera = d e f a u l t ( s h o r t ) ;
927 }
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933 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
934
935 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
936
937 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
938 {
939 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
940 {




945 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
946 {
947 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
948 {




953 p r i v a t e vo id a t t a c h Anoma l i e s ( Anomaly e n t i t y )
954 {
955 t h i s . SendPrope r t yChang ing ( ) ;
956 e n t i t y . D e t e c t i o nEv en t = t h i s ;
957 }
958
959 p r i v a t e vo id de t a ch Anoma l i e s ( Anomaly e n t i t y )
960 {
961 t h i s . SendPrope r t yChang ing ( ) ;




966 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . Anomaly ” ) ]
967 p u b l i c p a r t i a l c l a s s Anomaly : INo t i f yP r op e r t yChang i ng , INo t i f yP r op e r t yChang ed
968 {
969
970 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
971
972 p r i v a t e i n t AnomalyID ;
973
974 p r i v a t e i n t Even t ID ;
975
976 p r i v a t e System . Nu l l a b l e <double > S e v e r i t y ;
977
978 p r i v a t e System . Nu l l a b l e < s h o r t > i sChecked ;
979
980 p r i v a t e System . Nu l l a b l e < s h o r t > AnomalyType ;
981
982 p r i v a t e En t i t yRe f <De t e c t i onEven t > De t e c t i o nEv e n t ;
983
984 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
985 p a r t i a l vo id OnLoaded ( ) ;
986 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
987 p a r t i a l vo id OnCreated ( ) ;
988 p a r t i a l vo id OnAnomalyIDChanging ( i n t v a l u e ) ;
989 p a r t i a l vo id OnAnomalyIDChanged ( ) ;
990 p a r t i a l vo id OnEventIDChanging ( i n t v a l u e ) ;
991 p a r t i a l vo id OnEventIDChanged ( ) ;
992 p a r t i a l vo id OnSeve r i t yChang ing ( System . Nu l l a b l e <double > va l u e ) ;
993 p a r t i a l vo id OnSever i tyChanged ( ) ;
994 p a r t i a l vo id OnisCheckedChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
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995 p a r t i a l vo id OnisCheckedChanged ( ) ;
996 p a r t i a l vo id OnAnomalyTypeChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
997 p a r t i a l vo id OnAnomalyTypeChanged ( ) ;
998 # e nd r e g i on
999
1000 p u b l i c Anomaly ( )
1001 {
1002 t h i s . D e t e c t i o nEv e n t = d e f a u l t ( En t i t yRe f <De t e c t i onEven t >) ;
1003 OnCreated ( ) ;
1004 }
1005
1006 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” AnomalyID ” , AutoSync=
AutoSync . On In se r t , DbType=” I n t NOT NULL IDENTITY” , I sP r imaryKey= t r u e ,
I sDbGene ra t ed= t r u e ) ]
1007 p u b l i c i n t AnomalyID
1008 {
1009 g e t
1010 {
1011 r e t u r n t h i s . AnomalyID ;
1012 }
1013 s e t
1014 {
1015 i f ( ( t h i s . AnomalyID != va l u e ) )
1016 {
1017 t h i s . OnAnomalyIDChanging ( v a l u e ) ;
1018 t h i s . SendPrope r t yChang ing ( ) ;
1019 t h i s . AnomalyID = va l u e ;
1020 t h i s . SendPrope r tyChanged ( ”AnomalyID” ) ;





1026 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Even t ID ” , DbType=” I n t NOT
NULL” ) ]
1027 p u b l i c i n t EventID
1028 {
1029 g e t
1030 {
1031 r e t u r n t h i s . Even t ID ;
1032 }
1033 s e t
1034 {
1035 i f ( ( t h i s . Even t ID != va l u e ) )
1036 {
1037 i f ( t h i s . D e t e c t i o nEv e n t . HasLoadedOrAssignedValue )
1038 {
1039 th row new System . Data . Linq . Fo r e i gnKeyRe f e r enceA l r e adyHasVa lueExcep t i on ( ) ;
1040 }
1041 t h i s . OnEventIDChanging ( v a l u e ) ;
1042 t h i s . SendPrope r t yChang ing ( ) ;
1043 t h i s . Even t ID = va l u e ;
1044 t h i s . SendPrope r tyChanged ( ” EventID ” ) ;





1050 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” S e v e r i t y ” , DbType=” F l o a t ” )
]
1051 p u b l i c System . Nu l l a b l e <double > S e v e r i t y
1052 {
1053 g e t
1054 {
1055 r e t u r n t h i s . S e v e r i t y ;
1056 }
1057 s e t
1058 {
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1059 i f ( ( t h i s . S e v e r i t y != va l u e ) )
1060 {
1061 t h i s . OnSeve r i t yChang ing ( v a l u e ) ;
1062 t h i s . SendPrope r t yChang ing ( ) ;
1063 t h i s . S e v e r i t y = va l u e ;
1064 t h i s . SendPrope r tyChanged ( ” S e v e r i t y ” ) ;





1070 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” i sChecked ” , DbType=”
Sma l l I n t ” ) ]
1071 p u b l i c System . Nu l l a b l e < s h o r t > i sChecked
1072 {
1073 g e t
1074 {
1075 r e t u r n t h i s . i sChecked ;
1076 }
1077 s e t
1078 {
1079 i f ( ( t h i s . i sChecked != va l u e ) )
1080 {
1081 t h i s . OnisCheckedChanging ( v a l u e ) ;
1082 t h i s . SendPrope r t yChang ing ( ) ;
1083 t h i s . i sChecked = va l u e ;
1084 t h i s . SendPrope r tyChanged ( ” i sChecked ” ) ;





1090 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” AnomalyType ” , DbType=”
Sma l l I n t ” ) ]
1091 p u b l i c System . Nu l l a b l e < s h o r t > AnomalyType
1092 {
1093 g e t
1094 {
1095 r e t u r n t h i s . AnomalyType ;
1096 }
1097 s e t
1098 {
1099 i f ( ( t h i s . AnomalyType != va l u e ) )
1100 {
1101 t h i s . OnAnomalyTypeChanging ( v a l u e ) ;
1102 t h i s . SendPrope r t yChang ing ( ) ;
1103 t h i s . AnomalyType = va l u e ;
1104 t h i s . SendPrope r tyChanged ( ”AnomalyType ” ) ;





1110 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” De tec t i onEven t Anoma ly ” ,
S t o r a g e=” De t e c t i o nEv e n t ” , ThisKey=” EventID ” , OtherKey=” EventID ” , I sFo r e i gnKey=
t r u e , De le t eOnNul l= t r u e , De l e t eRu l e=”CASCADE” ) ]
1111 p u b l i c De t e c t i o nEv en t De t e c t i o nEv en t
1112 {
1113 g e t
1114 {
1115 r e t u r n t h i s . D e t e c t i o nEv e n t . E n t i t y ;
1116 }
1117 s e t
1118 {
1119 De t e c t i o nEven t p r e v i o u sVa l u e = t h i s . D e t e c t i o nEv e n t . E n t i t y ;
1120 i f ( ( ( p r e v i o u sVa l u e != va l u e )
1121 | | ( t h i s . D e t e c t i o nEv e n t . HasLoadedOrAssignedValue == f a l s e ) ) )
1122 {
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1123 t h i s . SendPrope r t yChang ing ( ) ;
1124 i f ( ( p r e v i o u sVa l u e != n u l l ) )
1125 {
1126 t h i s . D e t e c t i o nEv e n t . E n t i t y = n u l l ;
1127 p r e v i o u sVa l u e . Anomal ies . Remove ( t h i s ) ;
1128 }
1129 t h i s . D e t e c t i o nEv e n t . E n t i t y = va l u e ;
1130 i f ( ( v a l u e != n u l l ) )
1131 {
1132 v a l u e . Anomal ies . Add ( t h i s ) ;
1133 t h i s . Even t ID = va l u e . EventID ;
1134 }
1135 e l s e
1136 {
1137 t h i s . Even t ID = d e f a u l t ( i n t ) ;
1138 }





1144 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
1145
1146 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
1147
1148 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
1149 {
1150 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
1151 {




1156 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
1157 {
1158 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
1159 {





1165 # pragma warn ing r e s t o r e 1591
Listing 16.27: Database Conﬁguration File
16.8 User Interface - Primary Form
1 u s i n g System ;
2 u s i n g System . C o l l e c t i o n s . Gene r i c ;
3 u s i n g System . Drawing ;
4 u s i n g System . Windows . Forms ;
5 u s i n g System . Linq ;
6 u s i n g System . Data . Linq ;
7 u s i n g System . Data . Linq . Mapping ;
8 u s i n g System . Net ;
9 u s i n g System . IO ;
10 u s i n g System . Th read ing ;
11 u s i n g System . ComponentModel ;
12
13
14 namespace Sen i o r De s i g n U I
15 {
16 p u b l i c p a r t i a l c l a s s Form1 : Form
17 {
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18 Form StreamAddForm ;
19 d e l e g a t e vo id S e tT e x tC a l l b a c k ( s t r i n g t e x t ) ;
20 d e l e g a t e vo id Se tU ICa l l b a ck ( ) ;
21 System . Th read ing . Thread DBThread ;
22
23
24 /* ********************************* LOADING FUNCTIONS
************************************** * /
25 p u b l i c Form1 ( )
26 {
27 I n i t i a l i z eC ompo n e n t ( ) ;
28 }
29
30 p r i v a t e vo id Form1 Load ( o b j e c t s ende r , EventArgs e )
31 {
32 /* * Bas i c Op t i on s and l i n k s be ing e s t a b l i s h e d * * /
33 S t r eamLis tV iew . Sma l l ImageL i s t = Globa l s . S t reamThumbsLis t ;
34 Ob j e c tL i s tV i ew . Sma l l ImageL i s t = Globa l s . Even tThumbsLis t ;
35 G l oba l s . S t reamThumbsLis t . ImageSize = new S i z e ( 9 5 , 6 0 ) ;
36 G l oba l s . Even tThumbsLis t . ImageSize = new S i z e ( 95 , 60) ;
37 VideoSt ream . C t l V i s i b l e = f a l s e ;
38 VideoSt ream . Update ( ) ;
39 DBThread = new System . Th read ing . Thread ( new System . Th read ing . T h r e a d S t a r t (
S t a r tDBCa l l s ) ) ;
40 DBThread . S t a r t ( ) ;
41
42 /* * S e t t i n g up r e s i z i n g o p t i o n s and d i f f e r e n t s c r e e n o p t i o n s * * /
43 S t reamLis tMenu . S i z e = new S i z e ( St reamLis tMenu . S i z e . Width , ( RightMenu . S i z e .
He igh t / 2) − 12) ;
44 O b j e c t L i s t . S i z e = new S i z e ( O b j e c t L i s t . S i z e . Width , ( RightMenu . S i z e . He igh t / 2)
− 12) ;
45 NoteLog . Loc a t i o n = new Po i n t ( NoteLog . Loc a t i o n .X , ( RightMenu . S i z e . He igh t +
menuSt r ip1 . S i z e . He igh t − NoteLog . S i z e . He igh t ) − 5) ;
46 VideoSt ream . S i z e = new S i z e ( RightMenu . Loc a t i o n .X − 24 , NoteLog . Loc a t i o n .Y −
12 − menuSt r ip1 . S i z e . He igh t ) ;
47 I d e n t i t y . Loc a t i o n = new Po i n t ( NoteLog . S i z e . Width + NoteLog . Loc a t i o n .X + 12 ,
NoteLog . Loc a t i o n .Y) ;
48 i f ( RightMenu . Loc a t i o n .X > 800)
49 {
50 NoteLog . S i z e = new S i z e ( ( RightMenu . Loc a t i o n .X − I d e n t i t y . S i z e . Width ) ,
NoteLog . S i z e . He igh t ) ;
51 I d e n t i t y . S i z e = new S i z e ( ( RightMenu . Loc a t i o n .X − NoteLog . S i z e . Width ) − 36
, I d e n t i t y . S i z e . He igh t ) ;
52 I d e n t i t y . Loc a t i o n = new Po i n t ( NoteLog . S i z e . Width + NoteLog . Loc a t i o n .X +
12 , I d e n t i t y . Loc a t i o n .Y) ;
53 I d e n t i t y . Show ( ) ;
54 }
55 e l s e
56 {
57 NoteLog . S i z e = new S i z e ( RightMenu . Loc a t i o n .X − 12 , NoteLog . S i z e . He igh t ) ;
58 I d e n t i t y . Hide ( ) ;
59 }
60 LoadDBCams ( ) ;
61 }
62
63 p r i v a t e vo id Form1 FormClosing ( o b j e c t s ende r , FormClos ingEven tArgs e )
64 {
65 DBThread . Abor t ( ) ;
66 }
67
68 p r i v a t e vo id LoadDBCams ( )
69 {
70 SDDBDataContext DB = new SDDBDataContext ( ) ;
71
72 v a r Cameras = ( from cams i n DB. GetTable <Camera > ( ) s e l e c t cams ) ;
73
74 f o r e a c h ( Camera DBCam in Cameras )
75 {
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76 t r y
77 {
78 Image NewThumb = Image . F romFi l e (DBCam. ThumbPath ) ;
79 G l oba l s . S t reamThumbsLis t . Images . Add (NewThumb) ;
80 }
81 c a t c h
82 {
83 Image Fa i l ed Img = Image . F romFi l e ( ”C : / Users / nfox / Source / Repos /
SmartCameras / Sen i o r Des ign UI / Sen i o r Des ign UI / no ImageAva i l ab l e .
j pg ” ) ;
84 G l oba l s . S t reamThumbsLis t . Images . Add ( Fa i l ed Img ) ;
85 }
86
87 RSTPStream CamFromDB = new RSTPStream (DBCam. CameraIP , DBCam. CameraDe ta i l s ,
DBCam. CameraLoc , G loba l s . S t r e amL i s t . Count + 1) ;
88 G l oba l s . S t r e amL i s t . Add (CamFromDB) ;
89 }




94 /* ********************************************* Event Fun c t i o n s
**************************************** * /
95 p r i v a t e vo id addS t r e amToo lS t r i pMenu I t em Cl i ck ( o b j e c t s ende r , EventArgs e )
96 {
97 StreamAddForm = new AddStream ( ) ;
98 StreamAddForm . ShowDialog ( ) ;
99 i f ( StreamAddForm . D i a l o gRe s u l t == Di a l o gRe s u l t .OK)
100 {
101 l a b e l 1 . Tex t = ” S t a r t ” + Globa l s . S t r e amL i s t . Count + ” : ” ;




106 p r i v a t e vo id StreamThumbRefresh ( RSTPStream t h i s S t r e am )
107 {
108
109 / / Image Newthumb = Image . F romFi l e ( ) ;
110 / / Globa l s . SteamThumbsLis t . Images [ t h i s S t r e am . g e t img Index ( ) ] = NewThumb ;
111
112 /* Not Working Yet
113 Ur i ThumbUrl = new Ur i ( t h i s S t r e am . g e t u r l ( ) + ” / dsm ?” ) ;
114 WebRequest ThumbNai lRequest = WebRequest . C r e a t e ( ThumbUrl ) ;
115 WebResponse ThumbNailReponse = ThumbNai lRequest . GetResponse ( ) ;
116
117 i f ( ThumbNailReponse . ResponseUr i . Ab so l u t eU r i != n u l l )
118 {
119 Image NewThumb = Image . FromStream ( ThumbNailReponse . Ge tResponseSt ream ( ) ) ;
120 G l oba l s . SteamThumbsLis t . Images [ t h i s S t r e am . g e t img Index ( ) ] = NewThumb ;
121 } * /
122
123 Upda teS t r eamLis tBox ( ) ;
124 }
125
126 p r i v a t e vo id Upda teS t r eamLis tBox ( )
127 {
128 f o r ( i n t i = 0 ; i < Globa l s . S t r e amL i s t . Count ; i++ )
129 {
130 L i s tV iewI t em th i sCo lumn = new Li s tV iewI t em ( ” ” , i ) ;
131 t h i sCo lumn . SubI tems . Add ( G loba l s . S t r e amL i s t [ i ] . g e t l o c ( ) ) ;
132 t h i sCo lumn . SubI tems . Add ( G loba l s . S t r e amL i s t [ i ] . g e t d e t a i l s ( ) ) ;
133 t r y
134 {
135 S t r eamLis tV iew . I t ems [ i ] = t h i sCo lumn ;
136 }
137 c a t c h ( ArgumentOutOfRangeExcept ion e )
138 {






144 p r i v a t e vo id Form1 Res izeBeg in ( o b j e c t s ende r , EventArgs e )
145 {
146 S t reamLis tMenu . S i z e = new S i z e ( St reamLis tMenu . S i z e . Width , ( RightMenu . S i z e .
He igh t / 2) − 12) ;
147 O b j e c t L i s t . S i z e = new S i z e ( O b j e c t L i s t . S i z e . Width , ( RightMenu . S i z e . He igh t / 2)
− 12) ;
148 NoteLog . Loc a t i o n = new Po i n t ( NoteLog . Loc a t i o n .X, ( RightMenu . S i z e . He igh t +
menuSt r ip1 . S i z e . He igh t − NoteLog . S i z e . He igh t ) − 5) ;
149 i f ( RightMenu . Loc a t i o n .X > 800)
150 {
151 NoteLog . S i z e = new S i z e ( ( RightMenu . Loc a t i o n .X − I d e n t i t y . S i z e . Width ) −36 ,
NoteLog . S i z e . He igh t ) ;
152 I d e n t i t y . S i z e = new S i z e ( 300 , I d e n t i t y . S i z e . He igh t ) ;
153 I d e n t i t y . Loc a t i o n = new Po i n t ( NoteLog . S i z e . Width + NoteLog . Loc a t i o n .X +
12 , I d e n t i t y . Loc a t i o n .Y) ;
154 I d e n t i t y . Show ( ) ;
155 }
156 e l s e
157 {
158 NoteLog . S i z e = new S i z e ( RightMenu . Loc a t i o n .X − 12 , NoteLog . S i z e . He igh t ) ;




163 p r i v a t e vo id r e f r e s h I c o n sT o o l S t r i pMen u I t em C l i c k ( o b j e c t s ende r , EventArgs e )
164 {




169 p r i v a t e vo id S t r e amL i s tV i ew Se l e c t e d I ndexChanged ( o b j e c t s ende r , EventArgs e )
170 {
171 L i s tView . S e l e c t e dL i s tV i ew I t emCo l l e c t i o n i n d ex e s = t h i s . S t r eamLis tV iew .
S e l e c t e d I t em s ;
172 i n t i ndex = 0 ;
173
174 f o r e a c h ( L i s tV iewI t em i t em in i n d ex e s )
175 {
176 i f ( i t em . S e l e c t e d )
177 {
178 i ndex = i t em . Index ;




183 S t r i n g VideoUr l = ” r t s p : / / ” + Globa l s . S t r e amL i s t [ i ndex ] . g e t u r l ( ) + ” / l i v e 1 .
sdp ” ;
184 VideoSt ream . p l a y l i s t . add ( VideoUr l ) ;
185 VideoSt ream . p l a y l i s t . n ex t ( ) ;




190 /* **************************************** DATABASE FUNCTIONS
****************************************** * /
191 / / Databa se Con t i nous C a l l s check ing f o r anoma l i e s
192 p r i v a t e vo id S t a r tDBCa l l s ( )
193 {
194 SDDBDataContext SDDatabase = new SDDBDataContext ( ) ;
195 DateTime CurrTime = DateTime .Now;
196
197 wh i l e ( SDDatabase . D a t a b a s eEx i s t s ( ) )
198 {
199 i f ( CurrTime <= DateTime .Now)
252
200 {
201 / / Sa f eS e tT ex t ( DateTime .Now . TimeOfDay + ” Que r i e s s t a r t e d ” ) ;
202 UpdateAnoms ( SDDatabase ) ;
203 Upda teEven t s ( SDDatabase ) ;
204 CurrTime = CurrTime . AddMi l l i s e cond s (1500 ) ;
205 / / Sa f eS e tT ex t ( DateTime .Now . TimeOfDay + ” Que r i e s comple t ed ” ) ;
206 }
207 e l s e
208 {





214 p r i v a t e vo id UpdateAnoms ( SDDBDataContext SDDB)
215 {
216 v a r newAnomalies = ( from anom in SDDB. GetTable <Anomaly > ( ) where ( anom .
i sChecked == 0) s e l e c t anom ) ;
217 S t r i n g LogOutput = ” ” ;
218
219 f o r e a c h ( Anomaly anom in newAnomalies )
220 {
221 t r y
222 {
223 anom . i sChecked = 1 ;
224 SDDB. SubmitChanges ( ) ;
225 v a r even t ID = SDDB. De t e c t i o nEv e n t s . S i n g l e ( x => x . EventID == anom .
EventID ) ;
226 LogOutput = DateTime .Now . TimeOfDay + ” : Anomaly De t e c t e d i n Camera : ”
+ SDDB. Cameras . S i n g l e ( x => x . CameraID == even t ID . Camera . CameraID )
. CameraLoc + ” wi th i n d i v i d u a l : ” + SDDB. I n d i v i d u a l s . S i n g l e ( x => x
. ID == even t ID . Suspec t ID ) . Name + ” \n” ;
227 }
228 c a t c h ( Excep t i on e )
229 {
230 LogOutput = DateTime .Now . TimeOfDay + ” : Da t aba se Connec t i on Fa i l e d ,
P l e a s e Check Connec t i on . D e t a i l s : ” + e + ” \n” ;
231 }




236 p r i v a t e vo id Upda teEven t s ( SDDBDataContext SDDB)
237 {
238 v a r OngoingEvents = ( from ev e n t s i n SDDB. GetTable <De t e c t i onEven t > ( ) where (
e v e n t s . EventTimeIn != n u l l && ev e n t s . EventTimeOut == n u l l ) s e l e c t e v e n t s ) ;
239 boo l Upda teF lag = f a l s e ;
240
241 f o r e a c h ( De t e c t i o nEv en t e v e n t s i n OngoingEvents )
242 {
243 s t r i n g IDName = SDDB. I n d i v i d u a l s . S i n g l e ( v => v . ID == e v e n t s . Suspec t ID ) .
Name ;
244 i f ( G l oba l s . E v e n t L i s t . E x i s t s ( x => x . EventID == e v e n t s . EventID ) )
245 c o n t i n u e ;
246 Upda teF lag = t r u e ;
247 Even tOb j e c t newEvent = new Even tOb j e c t ( IDName , ( I n t 3 2 ) e v e n t s . EventCamera ,
G l oba l s . E v e n t L i s t . Count , ( I n t 3 2 ) e v e n t s . EventID , 0 , 0 ) ;
248 G l oba l s . E v e n t L i s t . Add ( newEvent ) ;
249 Image Fa i l ed Img = Image . F romFi l e ( ”C : / Users / nfox / Source / Repos / SmartCameras /
Sen i o r Des ign UI / Sen i o r Des ign UI / no ImageAva i l ab l e . j pg ” ) ;
250 G l oba l s . Even tThumbsLis t . Images . Add ( Fa i l ed Img ) ;
251 }
252 i f ( Upda teF lag )
253 Upda teUISafe ( ) ;
254 }
255
256 p r i v a t e vo id UpdateUISafe ( )
257 {
253
258 i f ( t h i s . Ob j e c tL i s tV i ew . I nvokeRequ i r ed )
259 {
260 S e tU ICa l l b a ck d = new Se tU ICa l l b a ck ( Upda teUISafe ) ;
261 t h i s . Invoke ( d , new o b j e c t [ ] { } ) ;
262 }
263 e l s e
264 {
265 f o r ( i n t i = 0 ; i < Globa l s . E v e n t L i s t . Count ; i++ )
266 {
267 L i s tV iewI t em th i sCo lumn = new Li s tV iewI t em ( ” ” , i ) ;
268 t h i sCo lumn . SubI tems . Add ( G loba l s . E v e n t L i s t [ i ] . I n d i v i d ) ;
269 t h i sCo lumn . SubI tems . Add ( G loba l s . S t r e amL i s t [ ( G l oba l s . E v e n t L i s t [ i ] .
CameraID − 1) ] . g e t l o c ( ) ) ;
270 t h i sCo lumn . SubI tems . Add ( G loba l s . E v e n t L i s t [ i ] .X . ToS t r i n g ( ) ) ;
271 t h i sCo lumn . SubI tems . Add ( G loba l s . E v e n t L i s t [ i ] .Y . ToS t r i n g ( ) ) ;
272 t h i sCo lumn . SubI tems . Add ( ”0” ) ;
273 t r y
274 {
275 Ob j e c tL i s tV i ew . I t ems [ i ] = t h i sCo lumn ;
276 }
277 c a t c h ( ArgumentOutOfRangeExcept ion e )
278 {







286 p r i v a t e vo id S a f eS e tT ex t ( S t r i n g Se tTex t )
287 {
288 i f ( t h i s . N o t i f i c a t i o n L o g . I nvokeRequ i r ed )
289 {
290 S e t T e x tC a l l b a c k d = new Se tT ex tCa l l b a c k ( S a f eS e tT ex t ) ;
291 t h i s . Invoke ( d , new o b j e c t [ ] { Se tTex t } ) ;
292 }
293 e l s e
294 t h i s . N o t i f i c a t i o n L o g . AppendText ( S e tTex t + ” \n” ) ;
295 }
296
297 p r i v a t e vo id t e x tBox1 En t e r ( o b j e c t s ende r , EventArgs e )
298 {
299
300 N o t i f i c a t i o n L o g . AppendText ( DateTime .Now . TimeOfDay + ” : ” + t e x t E n t e r L i n e . Text
+ ” \n” ) ;
301 t e x t E n t e r L i n e . Text = ” ” ;
302 }
303
304 p r i v a t e vo id No t i f i c a t i o nLog Tex tChang ed ( o b j e c t s ende r , EventArgs e )
305 {
306 SDDBDataContext SDDB = new SDDBDataContext ( ) ;
307 v a r Array = No t i f i c a t i o n L o g . Text . S p l i t ( ’ \ n ’ ) ;
308 i f (SDDB. Log == n u l l )
309 r e t u r n ;
310 t r y
311 {
312 SDDB. Log . NewLine = Array [ Array . Length − 1 ] ;
313 }
314 c a t c h
315 {







323 p u b l i c c l a s s G loba l s
254
324 {
325 i n t e r n a l s t a t i c L i s t <RSTPStream> S t r e amL i s t = new L i s t <RSTPStream > ( ) ;
326 p u b l i c s t a t i c ImageL i s t S t reamThumbsLis t = new ImageL i s t ( ) ;
327 i n t e r n a l s t a t i c L i s t <Even tOb jec t > Ev e n t L i s t = new L i s t <Even tOb jec t > ( ) ;




Listing 16.28: Code for the Primary Form of the User Interface
16.9 User Interface - Primary Form Designer File
1 namespace Sen i o r De s i g n U I
2 {
3 p a r t i a l c l a s s Form1
4 {
5 / / / <summary>
6 / / / Requ i r ed d e s i g n e r v a r i a b l e .
7 / / / </ summary>
8 p r i v a t e System . ComponentModel . I C o n t a i n e r components = n u l l ;
9
10 / / / <summary>
11 / / / Clean up any r e s o u r c e s be i ng used .
12 / / / </ summary>
13 / / / <param name=” d i s p o s i n g ”> t r u e i f managed r e s o u r c e s shou l d be d i s p o s e d ;
o t h e rw i s e , f a l s e . < / param>
14 p r o t e c t e d o v e r r i d e vo id Dispose ( boo l d i s p o s i n g )
15 {
16 i f ( d i s p o s i n g && ( components != n u l l ) )
17 {
18 components . D i spose ( ) ;
19 }
20 ba se . D i spose ( d i s p o s i n g ) ;
21 }
22
23 # r e g i o n Windows Form Des i gne r g e n e r a t e d code
24
25 / / / <summary>
26 / / / Requ i r ed method f o r Des i gne r s u p p o r t − do no t modify
27 / / / t h e c o n t e n t s o f t h i s method wi th t h e code e d i t o r .
28 / / / </ summary>
29 p r i v a t e vo id I n i t i a l i z eC ompo n e n t ( )
30 {
31 t h i s . components = new System . ComponentModel . Con t a i n e r ( ) ;
32 System . ComponentModel . ComponentResourceManager r e s o u r c e s = new System .
ComponentModel . ComponentResourceManager ( t y p e o f ( Form1 ) ) ;
33 t h i s . NoteLog = new System . Windows . Forms . GroupBox ( ) ;
34 t h i s . N o t i f i c a t i o n L o g = new System . Windows . Forms . RichTextBox ( ) ;
35 t h i s . t e x t E n t e r L i n e = new System . Windows . Forms . TextBox ( ) ;
36 t h i s . l a b e l 1 = new System . Windows . Forms . Labe l ( ) ;
37 t h i s . VideoSt ream = new AxAXVLC. AxVLCPlugin2 ( ) ;
38 t h i s . menuS t r ip1 = new System . Windows . Forms . MenuSt r ip ( ) ;
39 t h i s . f i l e T oo l S t r i pMenu I t em = new System . Windows . Forms . Too lS t r ipMenuI t em ( ) ;
40 t h i s . s t r e amsToo lS t r i pMenu I t em = new System . Windows . Forms . Too lS t r ipMenuI t em ( ) ;
41 t h i s . addS t r eamToo lS t r i pMenuI t em = new System . Windows . Forms . Too lS t r ipMenuI t em ( )
;
42 t h i s . r e f r e s h I c o n sToo l S t r i pMenu I t em = new System . Windows . Forms .
Too lS t r ipMenuI t em ( ) ;
43 t h i s . imageL i s t 1 = new System . Windows . Forms . ImageL i s t ( t h i s . components ) ;
44 t h i s . S t r eamLis tV iew = new System . Windows . Forms . L i s tView ( ) ;
45 t h i s . columnHeader6 = ( ( System . Windows . Forms . ColumnHeader ) ( new System . Windows .
Forms . ColumnHeader ( ) ) ) ;
46 t h i s . columnHeader7 = ( ( System . Windows . Forms . ColumnHeader ) ( new System . Windows .
Forms . ColumnHeader ( ) ) ) ;
255
47 t h i s . columnHeader8 = ( ( System . Windows . Forms . ColumnHeader ) ( new System . Windows .
Forms . ColumnHeader ( ) ) ) ;
48 t h i s . S t reamLis tMenu = new System . Windows . Forms . GroupBox ( ) ;
49 t h i s . O b j e c t L i s t = new System . Windows . Forms . GroupBox ( ) ;
50 t h i s . Ob j e c tL i s tV i ew = new System . Windows . Forms . L i s tView ( ) ;
51 t h i s . columnhead1 = ( ( System . Windows . Forms . ColumnHeader ) ( new System . Windows .
Forms . ColumnHeader ( ) ) ) ;
52 t h i s . columnHeader2 = ( ( System . Windows . Forms . ColumnHeader ) ( new System . Windows .
Forms . ColumnHeader ( ) ) ) ;
53 t h i s . columnHeader1 = ( ( System . Windows . Forms . ColumnHeader ) ( new System . Windows .
Forms . ColumnHeader ( ) ) ) ;
54 t h i s . columnHeader3 = ( ( System . Windows . Forms . ColumnHeader ) ( new System . Windows .
Forms . ColumnHeader ( ) ) ) ;
55 t h i s . columnHeader4 = ( ( System . Windows . Forms . ColumnHeader ) ( new System . Windows .
Forms . ColumnHeader ( ) ) ) ;
56 t h i s . columnHeader5 = ( ( System . Windows . Forms . ColumnHeader ) ( new System . Windows .
Forms . ColumnHeader ( ) ) ) ;
57 t h i s . RightMenu = new System . Windows . Forms . GroupBox ( ) ;
58 t h i s . p i c t u r eBox1 = new System . Windows . Forms . P i c t u r eBox ( ) ;
59 t h i s . I d e n t i t y = new System . Windows . Forms . GroupBox ( ) ;
60 t h i s . NoteLog . SuspendLayout ( ) ;
61 ( ( System . ComponentModel . I S u p p o r t I n i t i a l i z e ) ( t h i s . VideoSt ream ) ) . B e g i n I n i t ( ) ;
62 t h i s . menuS t r ip1 . SuspendLayout ( ) ;
63 t h i s . S t reamLis tMenu . SuspendLayout ( ) ;
64 t h i s . O b j e c t L i s t . SuspendLayout ( ) ;
65 t h i s . RightMenu . SuspendLayout ( ) ;
66 ( ( System . ComponentModel . I S u p p o r t I n i t i a l i z e ) ( t h i s . p i c t u r eBox1 ) ) . B e g i n I n i t ( ) ;
67 t h i s . I d e n t i t y . SuspendLayout ( ) ;
68 t h i s . SuspendLayout ( ) ;
69 / /
70 / / NoteLog
71 / /
72 t h i s . NoteLog . Anchor = ( ( System . Windows . Forms . Ancho rS t y l e s ) ( ( ( System . Windows .
Forms . Ancho rS t y l e s . Bottom | System . Windows . Forms . Ancho rS t y l e s . L e f t )
73 | System . Windows . Forms . Ancho rS t y l e s . R igh t ) ) ) ;
74 t h i s . NoteLog . AutoS ize = t r u e ;
75 t h i s . NoteLog . Con t r o l s . Add ( t h i s . N o t i f i c a t i o n L o g ) ;
76 t h i s . NoteLog . Con t r o l s . Add ( t h i s . t e x t E n t e r L i n e ) ;
77 t h i s . NoteLog . Loc a t i o n = new System . Drawing . P o i n t ( 9 , 596) ;
78 t h i s . NoteLog . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
79 t h i s . NoteLog . Name = ”NoteLog ” ;
80 t h i s . NoteLog . Padd ing = new System . Windows . Forms . Padd ing ( 2 ) ;
81 t h i s . NoteLog . S i z e = new System . Drawing . S i z e ( 721 , 193) ;
82 t h i s . NoteLog . TabIndex = 2 ;
83 t h i s . NoteLog . TabStop = f a l s e ;
84 t h i s . NoteLog . Text = ” N o t i f i c a t i o n Log” ;
85 / /
86 / / No t i f i c a t i o n L o g
87 / /
88 t h i s . N o t i f i c a t i o n L o g . Dock = System . Windows . Forms . DockSty le . Top ;
89 t h i s . N o t i f i c a t i o n L o g . Loc a t i o n = new System . Drawing . P o i n t ( 2 , 15) ;
90 t h i s . N o t i f i c a t i o n L o g . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
91 t h i s . N o t i f i c a t i o n L o g . MaxLength = 50000 ;
92 t h i s . N o t i f i c a t i o n L o g . Name = ” No t i f i c a t i o n L o g ” ;
93 t h i s . N o t i f i c a t i o n L o g . ReadOnly = t r u e ;
94 t h i s . N o t i f i c a t i o n L o g . S c r o l l B a r s = System . Windows . Forms . R i chTex tBoxSc ro l lBa r s .
F o r c e dV e r t i c a l ;
95 t h i s . N o t i f i c a t i o n L o g . S i z e = new System . Drawing . S i z e ( 717 , 154) ;
96 t h i s . N o t i f i c a t i o n L o g . TabIndex = 1 ;
97 t h i s . N o t i f i c a t i o n L o g . Text = ” ” ;
98 t h i s . N o t i f i c a t i o n L o g . TextChanged += new System . Even tHand l e r ( t h i s .
No t i f i c a t i o nLog Tex tChang ed ) ;
99 / /
100 / / t e x t E n t e r L i n e
101 / /
102 t h i s . t e x t E n t e r L i n e . Dock = System . Windows . Forms . DockSty le . Bottom ;
103 t h i s . t e x t E n t e r L i n e . Loc a t i o n = new System . Drawing . P o i n t ( 2 , 171) ;
104 t h i s . t e x t E n t e r L i n e . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
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105 t h i s . t e x t E n t e r L i n e . Name = ” t e x t E n t e r L i n e ” ;
106 t h i s . t e x t E n t e r L i n e . S i z e = new System . Drawing . S i z e ( 717 , 20) ;
107 t h i s . t e x t E n t e r L i n e . TabIndex = 0 ;
108 t h i s . t e x t E n t e r L i n e . Leave += new System . Even tHand l e r ( t h i s . t e x tBox1 En t e r ) ;
109 / /
110 / / l a b e l 1
111 / /
112 t h i s . l a b e l 1 . Au toS ize = t r u e ;
113 t h i s . l a b e l 1 . Loc a t i o n = new System . Drawing . P o i n t ( 18 , 25) ;
114 t h i s . l a b e l 1 . Margin = new System . Windows . Forms . Padd ing ( 2 , 0 , 2 , 0 ) ;
115 t h i s . l a b e l 1 . Name = ” l a b e l 1 ” ;
116 t h i s . l a b e l 1 . S i z e = new System . Drawing . S i z e ( 56 , 13) ;
117 t h i s . l a b e l 1 . TabIndex = 5 ;
118 t h i s . l a b e l 1 . Tex t = ” T e s t l a b e l 1 ” ;
119 t h i s . l a b e l 1 . V i s i b l e = f a l s e ;
120 / /
121 / / VideoSt ream
122 / /
123 t h i s . VideoSt ream . Anchor = ( ( System . Windows . Forms . Ancho rS t y l e s ) ( ( ( ( System .
Windows . Forms . Ancho rS t y l e s . Top | System . Windows . Forms . Ancho rS t y l e s . Bottom )
124 | System . Windows . Forms . Ancho rS t y l e s . L e f t )
125 | System . Windows . Forms . Ancho rS t y l e s . R igh t ) ) ) ;
126 t h i s . VideoSt ream . Enabled = t r u e ;
127 t h i s . VideoSt ream . Loca t i o n = new System . Drawing . P o i n t ( 11 , 27) ;
128 t h i s . VideoSt ream . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
129 t h i s . VideoSt ream . Name = ” VideoSt ream ” ;
130 t h i s . VideoSt ream . OcxS ta t e = ( ( System . Windows . Forms . AxHost . S t a t e ) ( r e s o u r c e s .
Ge tOb j ec t ( ” VideoSt ream . OcxS ta t e ” ) ) ) ;
131 t h i s . VideoSt ream . S i z e = new System . Drawing . S i z e (1441 , 700) ;
132 t h i s . VideoStream . TabIndex = 8 ;
133 / /
134 / / menuSt r ip1
135 / /
136 t h i s . menuS t r ip1 . I t ems . AddRange ( new System . Windows . Forms . T o o l S t r i p I t em [ ] {
137 t h i s . f i l eToo l S t r i pMenu I t em ,
138 t h i s . s t r e amsToo lS t r i pMenu I t em } ) ;
139 t h i s . menuS t r ip1 . Loc a t i o n = new System . Drawing . P o i n t ( 0 , 0 ) ;
140 t h i s . menuS t r ip1 . Name = ” menuSt r ip1 ” ;
141 t h i s . menuSt r ip1 . Padd ing = new System . Windows . Forms . Padd ing ( 4 , 2 , 0 , 2 ) ;
142 t h i s . menuS t r ip1 . S i z e = new System . Drawing . S i z e (1426 , 24) ;
143 t h i s . menuS t r ip1 . TabIndex = 10 ;
144 t h i s . menuS t r ip1 . Tex t = ” menuSt r ip1 ” ;
145 / /
146 / / f i l e T oo l S t r i pMenu I t em
147 / /
148 t h i s . f i l e T oo l S t r i pMenu I t em . Name = ” f i l e Too l S t r i pMenu I t em ” ;
149 t h i s . f i l e T oo l S t r i pMenu I t em . S i z e = new System . Drawing . S i z e ( 37 , 20) ;
150 t h i s . f i l e T oo l S t r i pMenu I t em . Text = ” F i l e ” ;
151 / /
152 / / s t r e amsToo lS t r i pMenu I t em
153 / /
154 t h i s . s t r e amsToo lS t r i pMenu I t em . DropDownItems . AddRange ( new System . Windows . Forms .
T o o l S t r i p I t em [ ] {
155 t h i s . addS t reamToolS t r ipMenuI tem ,
156 t h i s . r e f r e s h I c o n sToo l S t r i pMenu I t em } ) ;
157 t h i s . s t r e amsToo lS t r i pMenu I t em . Name = ” s t r e amsToo lS t r i pMenu I t em ” ;
158 t h i s . s t r e amsToo lS t r i pMenu I t em . S i z e = new System . Drawing . S i z e ( 61 , 20) ;
159 t h i s . s t r e amsToo lS t r i pMenu I t em . Text = ” S t r eams ” ;
160 / /
161 / / addS t r eamToo lS t r i pMenuI t em
162 / /
163 t h i s . addS t r eamToo lS t r i pMenuI t em . Name = ” addS t r eamToo lS t r i pMenuI t em ” ;
164 t h i s . addS t r eamToo lS t r i pMenuI t em . S i z e = new System . Drawing . S i z e ( 144 , 22) ;
165 t h i s . addS t r eamToo lS t r i pMenuI t em . Text = ”Add Stream ” ;
166 t h i s . addS t r eamToo lS t r i pMenuI t em . C l i c k += new System . Even tHand l e r ( t h i s .
a ddS t r e amToo lS t r i pMenu I t em Cl i ck ) ;
167 / /
168 / / r e f r e s h I c o n sToo l S t r i pMenu I t em
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169 / /
170 t h i s . r e f r e s h I c o n sToo l S t r i pMenu I t em . Name = ” r e f r e s h I c o n sToo l S t r i pMenu I t em ” ;
171 t h i s . r e f r e s h I c o n sToo l S t r i pMenu I t em . S i z e = new System . Drawing . S i z e ( 144 , 22) ;
172 t h i s . r e f r e s h I c o n sToo l S t r i pMenu I t em . Text = ” Re f r e s h I con s ” ;
173 t h i s . r e f r e s h I c o n sToo l S t r i pMenu I t em . C l i c k += new System . Even tHand l e r ( t h i s .
r e f r e s h I c o n sT o o l S t r i pMen u I t em C l i c k ) ;
174 / /
175 / / imageL i s t 1
176 / /
177 t h i s . imageL i s t 1 . ColorDepth = System . Windows . Forms . ColorDepth . Dep th8Bi t ;
178 t h i s . imageL i s t 1 . ImageSize = new System . Drawing . S i z e ( 80 , 80) ;
179 t h i s . imageL i s t 1 . T r a n s p a r e n tCo l o r = System . Drawing . Co lo r . T r a n s p a r e n t ;
180 / /
181 / / St r eamLis tV iew
182 / /
183 t h i s . S t r eamLis tV iew . Columns . AddRange ( new System . Windows . Forms . ColumnHeader [ ] {
184 t h i s . columnHeader6 ,
185 t h i s . columnHeader7 ,
186 t h i s . columnHeader8 } ) ;
187 t h i s . S t r eamLis tV iew . Dock = System . Windows . Forms . DockSty le . F i l l ;
188 t h i s . S t r eamLis tV iew . Fu l lRowSe l e c t = t r u e ;
189 t h i s . S t r eamLis tV iew . Gr i dL i ne s = t r u e ;
190 t h i s . S t r eamLis tV iew . Loc a t i o n = new System . Drawing . P o i n t ( 2 , 15) ;
191 t h i s . S t r eamLis tV iew . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
192 t h i s . S t r eamLis tV iew . Mu l t i S e l e c t = f a l s e ;
193 t h i s . S t r eamLis tV iew . Name = ” S t r eamLis tV iew ” ;
194 t h i s . S t r eamLis tV iew . S i z e = new System . Drawing . S i z e ( 420 , 347) ;
195 t h i s . S t r eamLis tV iew . Sma l l ImageL i s t = t h i s . imageL i s t 1 ;
196 t h i s . S t r eamLis tV iew . TabIndex = 11 ;
197 t h i s . S t r eamLis tV iew . T i l e S i z e = new System . Drawing . S i z e ( 400 , 65) ;
198 t h i s . S t r eamLis tV iew . UseCompa t i b l eS t a t e ImageBehav io r = f a l s e ;
199 t h i s . S t r eamLis tV iew . View = System . Windows . Forms . View . D e t a i l s ;
200 t h i s . S t r eamLis tV iew . I t emAc t i v a t e += new System . Even tHand l e r ( t h i s .
S t r e amL i s tV i ew Se l e c t e d I ndexChanged ) ;
201 t h i s . S t r eamLis tV iew . Se l e c t ed IndexChanged += new System . Even tHand l e r ( t h i s .
S t r e amL i s tV i ew Se l e c t e d I ndexChanged ) ;
202 t h i s . S t r eamLis tV iew . C l i c k += new System . Even tHand l e r ( t h i s .
S t r e amL i s tV i ew Se l e c t e d I ndexChanged ) ;
203 / /
204 / / columnHeader6
205 / /
206 t h i s . columnHeader6 . Tex t = ”Thumb Na i l ” ;
207 t h i s . columnHeader6 . Width = 100 ;
208 / /
209 / / columnHeader7
210 / /
211 t h i s . columnHeader7 . Tex t = ” St ream Name” ;
212 t h i s . columnHeader7 . Width = 100 ;
213 / /
214 / / columnHeader8
215 / /
216 t h i s . columnHeader8 . Tex t = ” D e t a i l s ” ;
217 t h i s . columnHeader8 . Width = 216 ;
218 / /
219 / / StreamLis tMenu
220 / /
221 t h i s . S t reamLis tMenu . Con t r o l s . Add ( t h i s . S t r eamLis tV iew ) ;
222 t h i s . S t reamLis tMenu . Dock = System . Windows . Forms . DockSty le . Top ;
223 t h i s . S t reamLis tMenu . Loc a t i o n = new System . Drawing . P o i n t ( 2 , 15) ;
224 t h i s . S t reamLis tMenu . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
225 t h i s . S t reamLis tMenu . Name = ” St reamLis tMenu ” ;
226 t h i s . S t reamLis tMenu . Padding = new System . Windows . Forms . Padd ing ( 2 ) ;
227 t h i s . S t reamLis tMenu . S i z e = new System . Drawing . S i z e ( 424 , 364) ;
228 t h i s . S t reamLis tMenu . TabIndex = 12 ;
229 t h i s . S t reamLis tMenu . TabStop = f a l s e ;
230 t h i s . S t reamLis tMenu . Text = ” St ream L i s t ” ;
231 / /
232 / / Ob j e c t L i s t
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233 / /
234 t h i s . O b j e c t L i s t . C o n t r o l s . Add ( t h i s . Ob j e c tL i s tV i ew ) ;
235 t h i s . O b j e c t L i s t . Dock = System . Windows . Forms . DockSty le . Bottom ;
236 t h i s . O b j e c t L i s t . Lo c a t i o n = new System . Drawing . P o i n t ( 2 , 382) ;
237 t h i s . O b j e c t L i s t . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
238 t h i s . O b j e c t L i s t . Name = ” Ob j e c t L i s t ” ;
239 t h i s . O b j e c t L i s t . Padd ing = new System . Windows . Forms . Padd ing ( 2 ) ;
240 t h i s . O b j e c t L i s t . S i z e = new System . Drawing . S i z e ( 424 , 387) ;
241 t h i s . O b j e c t L i s t . TabIndex = 13 ;
242 t h i s . O b j e c t L i s t . TabStop = f a l s e ;
243 t h i s . O b j e c t L i s t . Tex t = ” Ob j e c t L i s t ” ;
244 / /
245 / / Ob j e c tL i s tV i ew
246 / /
247 t h i s . Ob j e c tL i s tV i ew . Columns . AddRange ( new System . Windows . Forms . ColumnHeader [ ] {
248 t h i s . columnhead1 ,
249 t h i s . columnHeader2 ,
250 t h i s . columnHeader1 ,
251 t h i s . columnHeader3 ,
252 t h i s . columnHeader4 ,
253 t h i s . columnHeader5 } ) ;
254 t h i s . Ob j e c tL i s tV i ew . Dock = System . Windows . Forms . DockSty le . F i l l ;
255 t h i s . Ob j e c tL i s tV i ew . Fu l lRowSe l e c t = t r u e ;
256 t h i s . Ob j e c tL i s tV i ew . Gr i dL in e s = t r u e ;
257 t h i s . Ob j e c tL i s tV i ew . Loca t i on = new System . Drawing . P o i n t ( 2 , 15) ;
258 t h i s . Ob j e c tL i s tV i ew . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
259 t h i s . Ob j e c tL i s tV i ew . Name = ” Ob j e c tL i s tV i ew ” ;
260 t h i s . Ob j e c tL i s tV i ew . S i z e = new System . Drawing . S i z e ( 420 , 370) ;
261 t h i s . Ob j e c tL i s tV i ew . Sma l l ImageL i s t = t h i s . imageL i s t 1 ;
262 t h i s . Ob j e c tL i s tV i ew . TabIndex = 11 ;
263 t h i s . Ob j e c tL i s tV i ew . T i l e S i z e = new System . Drawing . S i z e ( 400 , 100) ;
264 t h i s . Ob j e c tL i s tV i ew . UseCompa t i b l eS t a t e ImageBehav i o r = f a l s e ;
265 t h i s . Ob j e c tL i s tV i ew . View = System . Windows . Forms . View . D e t a i l s ;
266 / /
267 / / columnhead1
268 / /
269 t h i s . columnhead1 . Text = ” Thumbnai l ” ;
270 t h i s . columnhead1 . Width = 100 ;
271 / /
272 / / columnHeader2
273 / /
274 t h i s . columnHeader2 . Tex t = ”Name” ;
275 t h i s . columnHeader2 . Width = 100 ;
276 / /
277 / / columnHeader1
278 / /
279 t h i s . columnHeader1 . Tex t = ” St ream ” ;
280 t h i s . columnHeader1 . Width = 90 ;
281 / /
282 / / columnHeader3
283 / /
284 t h i s . columnHeader3 . Tex t = ”X” ;
285 t h i s . columnHeader3 . Width = 20 ;
286 / /
287 / / columnHeader4
288 / /
289 t h i s . columnHeader4 . Tex t = ”Y” ;
290 t h i s . columnHeader4 . Width = 20 ;
291 / /
292 / / columnHeader5
293 / /
294 t h i s . columnHeader5 . Tex t = ” La s t Seen ” ;
295 t h i s . columnHeader5 . Width = 80 ;
296 / /
297 / / RightMenu
298 / /
299 t h i s . RightMenu . Con t r o l s . Add ( t h i s . S t reamLis tMenu ) ;
300 t h i s . RightMenu . Con t r o l s . Add ( t h i s . O b j e c t L i s t ) ;
259
301 t h i s . RightMenu . Dock = System . Windows . Forms . DockSty le . R igh t ;
302 t h i s . RightMenu . Loc a t i o n = new System . Drawing . P o i n t ( 998 , 24) ;
303 t h i s . RightMenu . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
304 t h i s . RightMenu . Name = ”RightMenu ” ;
305 t h i s . RightMenu . Padd ing = new System . Windows . Forms . Padd ing ( 2 ) ;
306 t h i s . RightMenu . S i z e = new System . Drawing . S i z e ( 428 , 771) ;
307 t h i s . RightMenu . TabIndex = 14 ;
308 t h i s . RightMenu . TabStop = f a l s e ;
309 t h i s . RightMenu . Text = ” S ide Menu” ;
310 / /
311 / / p i c t u r eBox1
312 / /
313 t h i s . p i c t u r eBox1 . BackgroundImage = g l o b a l : : S en i o r De s i g n U I . P r o p e r t i e s .
Re sou r ce s . s c u s e a l ;
314 t h i s . p i c t u r eBox1 . BackgroundImageLayout = System . Windows . Forms . ImageLayout .
S t r e t c h ;
315 t h i s . p i c t u r eBox1 . Dock = System . Windows . Forms . DockSty le . F i l l ;
316 t h i s . p i c t u r eBox1 . Loc a t i o n = new System . Drawing . P o i n t ( 2 , 15) ;
317 t h i s . p i c t u r eBox1 . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
318 t h i s . p i c t u r eBox1 . Name = ” p i c t u r eBox1 ” ;
319 t h i s . p i c t u r eBox1 . S i z e = new System . Drawing . S i z e ( 351 , 178) ;
320 t h i s . p i c t u r eBox1 . TabIndex = 15 ;
321 t h i s . p i c t u r eBox1 . TabStop = f a l s e ;
322 / /
323 / / I d e n t i t y
324 / /
325 t h i s . I d e n t i t y . Anchor = ( ( System . Windows . Forms . Ancho rS t y l e s ) ( ( ( System . Windows .
Forms . Ancho rS t y l e s . Bottom | System . Windows . Forms . Ancho rS t y l e s . L e f t )
326 | System . Windows . Forms . Ancho rS t y l e s . R igh t ) ) ) ;
327 t h i s . I d e n t i t y . C o n t r o l s . Add ( t h i s . l a b e l 1 ) ;
328 t h i s . I d e n t i t y . C o n t r o l s . Add ( t h i s . p i c t u r eBox1 ) ;
329 t h i s . I d e n t i t y . Loc a t i o n = new System . Drawing . P o i n t ( 734 , 596) ;
330 t h i s . I d e n t i t y . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
331 t h i s . I d e n t i t y . Name = ” I d e n t i t y ” ;
332 t h i s . I d e n t i t y . Padd ing = new System . Windows . Forms . Padd ing ( 2 ) ;
333 t h i s . I d e n t i t y . S i z e = new System . Drawing . S i z e ( 355 , 195) ;
334 t h i s . I d e n t i t y . TabIndex = 16 ;
335 t h i s . I d e n t i t y . TabStop = f a l s e ;
336 t h i s . I d e n t i t y . Tex t = ” P l a c e h o l d e r ” ;
337 / /
338 / / Form1
339 / /
340 t h i s . Au toSca l eDimens ions = new System . Drawing . S izeF (6F , 13F ) ;
341 t h i s . AutoScaleMode = System . Windows . Forms . AutoScaleMode . Font ;
342 t h i s . BackColor = System . Drawing . Co lo r . MintCream ;
343 t h i s . C l i e n t S i z e = new System . Drawing . S i z e (1426 , 795) ;
344 t h i s . C o n t r o l s . Add ( t h i s . I d e n t i t y ) ;
345 t h i s . C o n t r o l s . Add ( t h i s . RightMenu ) ;
346 t h i s . C o n t r o l s . Add ( t h i s . VideoSt ream ) ;
347 t h i s . C o n t r o l s . Add ( t h i s . NoteLog ) ;
348 t h i s . C o n t r o l s . Add ( t h i s . menuS t r ip1 ) ;
349 t h i s . MainMenuStr ip = t h i s . menuS t r ip1 ;
350 t h i s . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
351 t h i s . MaximizeBox = f a l s e ;
352 t h i s . MinimizeBox = f a l s e ;
353 t h i s . Name = ”Form1” ;
354 t h i s . Tex t = ” S en i o r Deisgn UI” ;
355 t h i s . WindowState = System . Windows . Forms . FormWindowState . Maximized ;
356 t h i s . FormClos ing += new System . Windows . Forms . Fo rmClos ingEven tHand le r ( t h i s .
Form1 FormClosing ) ;
357 t h i s . Load += new System . Even tHand l e r ( t h i s . Form1 Load ) ;
358 t h i s . Re s i z eBeg in += new System . Even tHand l e r ( t h i s . Form1 Res izeBeg in ) ;
359 t h i s . Res izeEnd += new System . Even tHand l e r ( t h i s . Form1 Res izeBeg in ) ;
360 t h i s . Re s i z e += new System . Even tHand l e r ( t h i s . Form1 Res izeBeg in ) ;
361 t h i s . NoteLog . ResumeLayout ( f a l s e ) ;
362 t h i s . NoteLog . Pe r fo rmLayou t ( ) ;
363 ( ( System . ComponentModel . I S u p p o r t I n i t i a l i z e ) ( t h i s . VideoSt ream ) ) . E n d I n i t ( ) ;
364 t h i s . menuS t r ip1 . ResumeLayout ( f a l s e ) ;
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365 t h i s . menuS t r ip1 . Pe r fo rmLayou t ( ) ;
366 t h i s . S t reamLis tMenu . ResumeLayout ( f a l s e ) ;
367 t h i s . O b j e c t L i s t . ResumeLayout ( f a l s e ) ;
368 t h i s . RightMenu . ResumeLayout ( f a l s e ) ;
369 ( ( System . ComponentModel . I S u p p o r t I n i t i a l i z e ) ( t h i s . p i c t u r eBox1 ) ) . E n d I n i t ( ) ;
370 t h i s . I d e n t i t y . ResumeLayout ( f a l s e ) ;
371 t h i s . I d e n t i t y . Pe r fo rmLayou t ( ) ;
372 t h i s . ResumeLayout ( f a l s e ) ;




377 # e nd r e g i on
378
379 p r i v a t e System . Windows . Forms . GroupBox NoteLog ;
380 p r i v a t e System . Windows . Forms . RichTextBox No t i f i c a t i o n L o g ;
381 p r i v a t e System . Windows . Forms . TextBox t e x t E n t e r L i n e ;
382 p r i v a t e System . Windows . Forms . Labe l l a b e l 1 ;
383 p r i v a t e AxAXVLC. AxVLCPlugin2 VideoSt ream ;
384 p r i v a t e System . Windows . Forms . MenuSt r ip menuSt r ip1 ;
385 p r i v a t e System . Windows . Forms . Too lS t r ipMenuI t em f i l eToo l S t r i pMenu I t em ;
386 p r i v a t e System . Windows . Forms . Too lS t r ipMenuI t em s t r e amsToo lS t r i pMenu I t em ;
387 p r i v a t e System . Windows . Forms . Too lS t r i pMenuI t em addS t r eamToo lS t r i pMenuI t em ;
388 p r i v a t e System . Windows . Forms . ImageL i s t imageL i s t 1 ;
389 p r i v a t e System . Windows . Forms . L i s tV iew St reamLis tV iew ;
390 p r i v a t e System . Windows . Forms . GroupBox St reamLis tMenu ;
391 p r i v a t e System . Windows . Forms . GroupBox Ob j e c t L i s t ;
392 p r i v a t e System . Windows . Forms . L i s tView Ob j e c tL i s tV i ew ;
393 p r i v a t e System . Windows . Forms . ColumnHeader columnhead1 ;
394 p r i v a t e System . Windows . Forms . ColumnHeader columnHeader2 ;
395 p r i v a t e System . Windows . Forms . ColumnHeader columnHeader1 ;
396 p r i v a t e System . Windows . Forms . ColumnHeader columnHeader3 ;
397 p r i v a t e System . Windows . Forms . ColumnHeader columnHeader4 ;
398 p r i v a t e System . Windows . Forms . ColumnHeader columnHeader5 ;
399 p r i v a t e System . Windows . Forms . ColumnHeader columnHeader6 ;
400 p r i v a t e System . Windows . Forms . ColumnHeader columnHeader7 ;
401 p r i v a t e System . Windows . Forms . ColumnHeader columnHeader8 ;
402 p r i v a t e System . Windows . Forms . GroupBox RightMenu ;
403 p r i v a t e System . Windows . Forms . P i c t u r eBox p i c t u r eBox1 ;
404 p r i v a t e System . Windows . Forms . GroupBox I d e n t i t y ;
405 p r i v a t e System . Windows . Forms . Too lS t r ipMenuI t em r e f r e s h I c o n sToo l S t r i pMenu I t em ;
406 }
407 }
Listing 16.29: Code for the Designer of Primary Form of the User Interface
16.10 User Interface - Add Stream Interface
1 u s i n g System ;
2 u s i n g System . C o l l e c t i o n s . Gene r i c ;
3 u s i n g System . ComponentModel ;
4 u s i n g System . Data ;
5 u s i n g System . Drawing ;
6 u s i n g System . Linq ;
7 u s i n g System . Text ;
8 u s i n g System . Th read ing . Tasks ;
9 u s i n g System . Windows . Forms ;
10 u s i n g System . Net ;
11
12 namespace Sen i o r De s i g n U I
13 {
14 p u b l i c p a r t i a l c l a s s AddStream : Form
15 {
16
17 p u b l i c AddStream ( )
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18 {
19 I n i t i a l i z eC ompo n e n t ( ) ;
20 }
21
22 p r i v a t e vo id StreamAddCancel ( o b j e c t s ende r , EventArgs e )
23 {
24 t h i s . C lose ( ) ;
25 }
26




31 i f ( Thumbnai lText . Text != n u l l | | Thumbnai lText . Text != ” ” )
32 {
33 Image NewThumb = Image . F romFi l e ( Thumbnai lText . Text ) ;
34 G l oba l s . S t reamThumbsLis t . Images . Add (NewThumb) ;
35 }
36 / / e l s e
37 / / Globa l s . S t reamThumbsLis t . Images . Add ( ) ;
38
39 RSTPStream NewStream = new RSTPStream ( u r lTex tBox . Text , de tTex tBox . Text ,
locTex tBox . Text , G l oba l s . S t r e amL i s t . Count + 1) ;
40 G l oba l s . S t r e amL i s t . Add ( NewStream ) ;
41
42
43 /* Thumbnai l WEB Reques t Code ***NOT WORKING***
44 Ur i ThumbUrl = new Ur i ( NewStream . g e t u r l ( ) + ” / dsm ?” ) ;
45 WebRequest ThumbNai lRequest = WebRequest . C r e a t e ( ” h t t p : / / 1 9 2 . 1 6 8 . 1 1 . 3 2 / dsm ?” ) ;
46 WebResponse ThumbNailReponse = ThumbNai lRequest . GetResponse ( ) ;
47
48 i f ( ThumbNailReponse . ResponseUr i . Ab so l u t eU r i != n u l l )
49 {
50 Image NewThumb = Image . FromStream ( ThumbNailReponse . Ge tResponseSt ream ( ) ) ;
51 G l oba l s . SteamThumbsLis t . Images . Add (NewThumb) ;
52 } * /
53
54 t h i s . C lose ( ) ;
55 }
56
57 p r i v a t e vo id b u t t o n 1 C l i c k ( o b j e c t s ende r , EventArgs e )
58 {
59 / / ez c r e a t a i n v i s p l a y e r
60 / / i f e n c oun t e r e d e r r o r
61 / / t h en change t e x t
62
63




68 p r i v a t e vo id b u t t o n 3 C l i c k ( o b j e c t s ende r , EventArgs e )
69 {
70 OpenF i l eD i a l og ImgLoc = new OpenF i l eD i a l og ( ) ;
71 i f ( ImgLoc . ShowDialog ( ) == Di a l o gRe s u l t .OK)
72 {





Listing 16.30: Code for the Add Stream Interface
16.11 User Interface - Add Stream Interface Designer File
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1 namespace Sen i o r De s i g n U I
2 {
3 p a r t i a l c l a s s AddStream
4 {
5 / / / <summary>
6 / / / Requ i r ed d e s i g n e r v a r i a b l e .
7 / / / </ summary>
8 p r i v a t e System . ComponentModel . I C o n t a i n e r components = n u l l ;
9
10 / / / <summary>
11 / / / Clean up any r e s o u r c e s be i ng used .
12 / / / </ summary>
13 / / / <param name=” d i s p o s i n g ”> t r u e i f managed r e s o u r c e s shou l d be d i s p o s e d ;
o t h e rw i s e , f a l s e . < / param>
14 p r o t e c t e d o v e r r i d e vo id Dispose ( boo l d i s p o s i n g )
15 {
16 i f ( d i s p o s i n g && ( components != n u l l ) )
17 {
18 components . D i spose ( ) ;
19 }
20 ba se . D i spose ( d i s p o s i n g ) ;
21 }
22
23 # r e g i o n Windows Form Des i gne r g e n e r a t e d code
24
25 / / / <summary>
26 / / / Requ i r ed method f o r Des i gne r s u p p o r t − do no t modify
27 / / / t h e c o n t e n t s o f t h i s method wi th t h e code e d i t o r .
28 / / / </ summary>
29 p r i v a t e vo id I n i t i a l i z eC ompo n e n t ( )
30 {
31 t h i s . b u t t o n1 = new System . Windows . Forms . Bu t ton ( ) ;
32 t h i s . l a b e l 1 = new System . Windows . Forms . Labe l ( ) ;
33 t h i s . l a b e l 2 = new System . Windows . Forms . Labe l ( ) ;
34 t h i s . u r lTex tBox = new System . Windows . Forms . TextBox ( ) ;
35 t h i s . locTex tBox = new System . Windows . Forms . TextBox ( ) ;
36 t h i s . de tTex tBox = new System . Windows . Forms . TextBox ( ) ;
37 t h i s . l a b e l T e s t R e s u l t s = new System . Windows . Forms . Labe l ( ) ;
38 t h i s . l a b e l 4 = new System . Windows . Forms . Labe l ( ) ;
39 t h i s . b u t t o n2 = new System . Windows . Forms . Bu t ton ( ) ;
40 t h i s . c a n c e lBu t t o n = new System . Windows . Forms . Bu t ton ( ) ;
41 t h i s . l a b e l 5 = new System . Windows . Forms . Labe l ( ) ;
42 t h i s . nameTextBox = new System . Windows . Forms . TextBox ( ) ;
43 t h i s . b u t t o n3 = new System . Windows . Forms . Bu t ton ( ) ;
44 t h i s . Thumbnai lText = new System . Windows . Forms . TextBox ( ) ;
45 t h i s . SuspendLayout ( ) ;
46 / /
47 / / bu t t o n1
48 / /
49 t h i s . b u t t o n1 . Lo c a t i o n = new System . Drawing . P o i n t ( 11 , 139) ;
50 t h i s . b u t t o n1 . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
51 t h i s . b u t t o n1 . Name = ” bu t t o n1 ” ;
52 t h i s . b u t t o n1 . S i z e = new System . Drawing . S i z e ( 74 , 19) ;
53 t h i s . b u t t o n1 . TabIndex = 0 ;
54 t h i s . b u t t o n1 . Text = ” Te s t St ream ” ;
55 t h i s . b u t t o n1 . UseV i su a lS t y l eBackCo lo r = t r u e ;
56 t h i s . b u t t o n1 . V i s i b l e = f a l s e ;
57 t h i s . b u t t o n1 . C l i c k += new System . Even tHand l e r ( t h i s . b u t t o n 1 C l i c k ) ;
58 / /
59 / / l a b e l 1
60 / /
61 t h i s . l a b e l 1 . Au toS ize = t r u e ;
62 t h i s . l a b e l 1 . Loc a t i o n = new System . Drawing . P o i n t ( 8 , 37) ;
63 t h i s . l a b e l 1 . Margin = new System . Windows . Forms . Padd ing ( 2 , 0 , 2 , 0 ) ;
64 t h i s . l a b e l 1 . Name = ” l a b e l 1 ” ;
65 t h i s . l a b e l 1 . S i z e = new System . Drawing . S i z e ( 65 , 13) ;
66 t h i s . l a b e l 1 . TabIndex = 1 ;
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67 t h i s . l a b e l 1 . Tex t = ”Camera IP : ” ;
68 / /
69 / / l a b e l 2
70 / /
71 t h i s . l a b e l 2 . Au toS ize = t r u e ;
72 t h i s . l a b e l 2 . Loc a t i o n = new System . Drawing . P o i n t ( 8 , 63) ;
73 t h i s . l a b e l 2 . Margin = new System . Windows . Forms . Padd ing ( 2 , 0 , 2 , 0 ) ;
74 t h i s . l a b e l 2 . Name = ” l a b e l 2 ” ;
75 t h i s . l a b e l 2 . S i z e = new System . Drawing . S i z e ( 57 , 13) ;
76 t h i s . l a b e l 2 . TabIndex = 2 ;
77 t h i s . l a b e l 2 . Tex t = ” Loca t i o n : ” ;
78 / /
79 / / u r lTex tBox
80 / /
81 t h i s . u r lTex tBox . Loc a t i o n = new System . Drawing . P o i n t ( 77 , 34) ;
82 t h i s . u r lTex tBox . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
83 t h i s . u r lTex tBox . Name = ” u r lTex tBox ” ;
84 t h i s . u r lTex tBox . S i z e = new System . Drawing . S i z e ( 162 , 20) ;
85 t h i s . u r lTex tBox . TabIndex = 3 ;
86 t h i s . u r lTex tBox . Text = ” 1 92 . 1 6 8 . 1 1 . 3 2 ” ;
87 / /
88 / / locTex tBox
89 / /
90 t h i s . locTex tBox . Loc a t i o n = new System . Drawing . P o i n t ( 69 , 60) ;
91 t h i s . locTex tBox . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
92 t h i s . locTex tBox . Name = ” locTex tBox ” ;
93 t h i s . locTex tBox . S i z e = new System . Drawing . S i z e ( 170 , 20) ;
94 t h i s . locTex tBox . TabIndex = 4 ;
95 t h i s . locTex tBox . Tex t = ” 608C” ;
96 / /
97 / / de tTex tBox
98 / /
99 t h i s . de tTex tBox . Loc a t i o n = new System . Drawing . P o i n t ( 60 , 85) ;
100 t h i s . de tTex tBox . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
101 t h i s . de tTex tBox . Mu l t i l i n e = t r u e ;
102 t h i s . de tTex tBox . Name = ” de tTex tBox ” ;
103 t h i s . de tTex tBox . S i z e = new System . Drawing . S i z e ( 179 , 49) ;
104 t h i s . de tTex tBox . TabIndex = 5 ;
105 t h i s . de tTex tBox . Tex t = ”Bannon Eng i n e e r i n g Ou t s i d e f a c i n g benson quad ” ;
106 / /
107 / / l a b e l T e s t R e s u l t s
108 / /
109 t h i s . l a b e l T e s t R e s u l t s . Au toS ize = t r u e ;
110 t h i s . l a b e l T e s t R e s u l t s . Loc a t i o n = new System . Drawing . P o i n t ( 91 , 142) ;
111 t h i s . l a b e l T e s t R e s u l t s . Margin = new System . Windows . Forms . Padd ing ( 2 , 0 , 2 , 0 ) ;
112 t h i s . l a b e l T e s t R e s u l t s . Name = ” l a b e l T e s t R e s u l t s ” ;
113 t h i s . l a b e l T e s t R e s u l t s . S i z e = new System . Drawing . S i z e ( 118 , 13) ;
114 t h i s . l a b e l T e s t R e s u l t s . TabIndex = 6 ;
115 t h i s . l a b e l T e s t R e s u l t s . Tex t = ” Te s t R e s u l t s : Un t e s t e d ” ;
116 t h i s . l a b e l T e s t R e s u l t s . V i s i b l e = f a l s e ;
117 / /
118 / / l a b e l 4
119 / /
120 t h i s . l a b e l 4 . Au toS ize = t r u e ;
121 t h i s . l a b e l 4 . Loc a t i o n = new System . Drawing . P o i n t ( 8 , 88) ;
122 t h i s . l a b e l 4 . Margin = new System . Windows . Forms . Padd ing ( 2 , 0 , 2 , 0 ) ;
123 t h i s . l a b e l 4 . Name = ” l a b e l 4 ” ;
124 t h i s . l a b e l 4 . S i z e = new System . Drawing . S i z e ( 48 , 13) ;
125 t h i s . l a b e l 4 . TabIndex = 7 ;
126 t h i s . l a b e l 4 . Tex t = ” D e t a i l s : ” ;
127 / /
128 / / bu t t o n2
129 / /
130 t h i s . b u t t o n2 . D i a l o gRe s u l t = System . Windows . Forms . D i a l o gRe s u l t .OK;
131 t h i s . b u t t o n2 . Lo c a t i o n = new System . Drawing . P o i n t ( 34 , 211) ;
132 t h i s . b u t t o n2 . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
133 t h i s . b u t t o n2 . Name = ” bu t t o n2 ” ;
134 t h i s . b u t t o n2 . S i z e = new System . Drawing . S i z e ( 74 , 19) ;
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135 t h i s . b u t t o n2 . TabIndex = 8 ;
136 t h i s . b u t t o n2 . Text = ”Add Stream ” ;
137 t h i s . b u t t o n2 . UseV i su a lS t y l eBackCo lo r = t r u e ;
138 t h i s . b u t t o n2 . C l i c k += new System . Even tHand l e r ( t h i s . StreamAddAccept ) ;
139 / /
140 / / c a n c e lBu t t o n
141 / /
142 t h i s . c a n c e lBu t t o n . D i a l o gRe s u l t = System . Windows . Forms . D i a l o gRe s u l t . Cance l ;
143 t h i s . c a n c e lBu t t o n . Loc a t i o n = new System . Drawing . P o i n t ( 136 , 211) ;
144 t h i s . c a n c e lBu t t o n . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
145 t h i s . c a n c e lBu t t o n . Name = ” c a n c e lBu t t o n ” ;
146 t h i s . c a n c e lBu t t o n . S i z e = new System . Drawing . S i z e ( 65 , 19) ;
147 t h i s . c a n c e lBu t t o n . TabIndex = 9 ;
148 t h i s . c a n c e lBu t t o n . Tex t = ” Cance l ” ;
149 t h i s . c a n c e lBu t t o n . UseV i su a lS t y l eBackCo lo r = t r u e ;
150 t h i s . c a n c e lBu t t o n . C l i c k += new System . Even tHand l e r ( t h i s . St reamAddCancel ) ;
151 / /
152 / / l a b e l 5
153 / /
154 t h i s . l a b e l 5 . Au toS ize = t r u e ;
155 t h i s . l a b e l 5 . Loc a t i o n = new System . Drawing . P o i n t ( 8 , 12) ;
156 t h i s . l a b e l 5 . Margin = new System . Windows . Forms . Padd ing ( 2 , 0 , 2 , 0 ) ;
157 t h i s . l a b e l 5 . Name = ” l a b e l 5 ” ;
158 t h i s . l a b e l 5 . S i z e = new System . Drawing . S i z e ( 80 , 13) ;
159 t h i s . l a b e l 5 . TabIndex = 10 ;
160 t h i s . l a b e l 5 . Tex t = ” St ream Name : ” ;
161 / /
162 / / nameTextBox
163 / /
164 t h i s . nameTextBox . Loc a t i o n = new System . Drawing . P o i n t ( 94 , 9 ) ;
165 t h i s . nameTextBox . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
166 t h i s . nameTextBox . Name = ” nameTextBox ” ;
167 t h i s . nameTextBox . S i z e = new System . Drawing . S i z e ( 145 , 20) ;
168 t h i s . nameTextBox . TabIndex = 11 ;
169 t h i s . nameTextBox . Text = ”Home” ;
170 / /
171 / / bu t t o n3
172 / /
173 t h i s . b u t t o n3 . Lo c a t i o n = new System . Drawing . P o i n t ( 11 , 163) ;
174 t h i s . b u t t o n3 . Name = ” bu t t o n3 ” ;
175 t h i s . b u t t o n3 . S i z e = new System . Drawing . S i z e ( 228 , 19) ;
176 t h i s . b u t t o n3 . TabIndex = 12 ;
177 t h i s . b u t t o n3 . Text = ”Choose Thumbnai l ” ;
178 t h i s . b u t t o n3 . UseV i su a lS t y l eBackCo lo r = t r u e ;
179 t h i s . b u t t o n3 . C l i c k += new System . Even tHand l e r ( t h i s . b u t t o n 3 C l i c k ) ;
180 / /
181 / / Thumbnai lText
182 / /
183 t h i s . Thumbnai lText . Loc a t i o n = new System . Drawing . P o i n t ( 11 , 187) ;
184 t h i s . Thumbnai lText . Name = ” Thumbnai lText ” ;
185 t h i s . Thumbnai lText . ReadOnly = t r u e ;
186 t h i s . Thumbnai lText . S i z e = new System . Drawing . S i z e ( 228 , 20) ;
187 t h i s . Thumbnai lText . TabIndex = 13 ;
188 / /
189 / / AddStream
190 / /
191 t h i s . Au toSca l eDimens ions = new System . Drawing . S izeF (6F , 13F ) ;
192 t h i s . AutoScaleMode = System . Windows . Forms . AutoScaleMode . Font ;
193 t h i s . Cance lBu t t on = t h i s . c a n c e lBu t t o n ;
194 t h i s . C l i e n t S i z e = new System . Drawing . S i z e ( 247 , 234) ;
195 t h i s . C o n t r o l s . Add ( t h i s . Thumbnai lText ) ;
196 t h i s . C o n t r o l s . Add ( t h i s . b u t t o n3 ) ;
197 t h i s . C o n t r o l s . Add ( t h i s . nameTextBox ) ;
198 t h i s . C o n t r o l s . Add ( t h i s . l a b e l 5 ) ;
199 t h i s . C o n t r o l s . Add ( t h i s . c a n c e lBu t t o n ) ;
200 t h i s . C o n t r o l s . Add ( t h i s . b u t t o n2 ) ;
201 t h i s . C o n t r o l s . Add ( t h i s . l a b e l 4 ) ;
202 t h i s . C o n t r o l s . Add ( t h i s . l a b e l T e s t R e s u l t s ) ;
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203 t h i s . C o n t r o l s . Add ( t h i s . de tTex tBox ) ;
204 t h i s . C o n t r o l s . Add ( t h i s . locTex tBox ) ;
205 t h i s . C o n t r o l s . Add ( t h i s . u r lTex tBox ) ;
206 t h i s . C o n t r o l s . Add ( t h i s . l a b e l 2 ) ;
207 t h i s . C o n t r o l s . Add ( t h i s . l a b e l 1 ) ;
208 t h i s . C o n t r o l s . Add ( t h i s . b u t t o n1 ) ;
209 t h i s . Margin = new System . Windows . Forms . Padd ing ( 2 ) ;
210 t h i s . MaximizeBox = f a l s e ;
211 t h i s . MinimizeBox = f a l s e ;
212 t h i s . Name = ”AddStream ” ;
213 t h i s . S t a r t P o s i t i o n = System . Windows . Forms . F o rmS t a r t P o s i t i o n . Cen t e r S c r e en ;
214 t h i s . Tex t = ”AddStream ” ;
215 t h i s . ResumeLayout ( f a l s e ) ;




220 # e nd r e g i on
221
222 p r i v a t e System . Windows . Forms . Bu t ton bu t t o n1 ;
223 p r i v a t e System . Windows . Forms . Labe l l a b e l 1 ;
224 p r i v a t e System . Windows . Forms . Labe l l a b e l 2 ;
225 p r i v a t e System . Windows . Forms . TextBox u r lTex tBox ;
226 p r i v a t e System . Windows . Forms . TextBox locTex tBox ;
227 p r i v a t e System . Windows . Forms . TextBox de tTex tBox ;
228 p r i v a t e System . Windows . Forms . Labe l l a b e l T e s t R e s u l t s ;
229 p r i v a t e System . Windows . Forms . Labe l l a b e l 4 ;
230 p r i v a t e System . Windows . Forms . Bu t ton bu t t o n2 ;
231 p r i v a t e System . Windows . Forms . Bu t ton c a n c e lBu t t o n ;
232 p r i v a t e System . Windows . Forms . Labe l l a b e l 5 ;
233 p r i v a t e System . Windows . Forms . TextBox nameTextBox ;
234 p r i v a t e System . Windows . Forms . Bu t ton bu t t o n3 ;
235 p r i v a t e System . Windows . Forms . TextBox Thumbnai lText ;
236 }
237 }
Listing 16.31: Code for the Designer of Add Stream Interface
16.12 User Interface - Event Object Class
1 u s i n g System ;
2 u s i n g System . C o l l e c t i o n s . Gene r i c ;
3 u s i n g System . Linq ;
4 u s i n g System . Text ;
5 u s i n g System . Th read ing . Tasks ;
6
7 namespace Sen i o r De s i g n U I
8 {
9 c l a s s Even tOb j e c t
10 {
11 p u b l i c Even tOb j e c t ( )
12 {
13 i n d i v i d u a l = ” ” ;
14 imgindex = 0 ;
15 camera = 0 ;
16 Xpos = 0 ;
17 Ypos = 0 ;
18 }
19
20 p u b l i c Even tOb j e c t ( S t r i n g i n d i v i d , I n t 3 2 camera id , I n t 3 2 img , I n t 3 2 event ID ,
I n t 3 2 x , I n t 3 2 y )
21 {
22 i n d i v i d u a l = i n d i v i d ;
23 camera = camera id ;
24 imgindex = img ;
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25 e v e n t i d = even t ID ;
26 Xpos = x ;
27 Ypos = y ;
28 }
29
30 p u b l i c S t r i n g I n d i v i d
31 {
32 g e t { r e t u r n i n d i v i d u a l ; }
33 s e t { i n d i v i d u a l = va l u e ; }
34 }
35
36 p u b l i c I n t 3 2 ImgIndex
37 {
38 g e t { r e t u r n imgindex ; }
39 s e t { imgindex = va l u e ; }
40 }
41
42 p u b l i c I n t 3 2 CameraID
43 {
44 g e t { r e t u r n camera ; }
45 s e t { camera = va l u e ; }
46 }
47
48 p u b l i c I n t 3 2 EventID
49 {
50 g e t { r e t u r n e v e n t i d ; }
51 s e t { e v e n t i d = va l u e ; }
52 }
53
54 p u b l i c I n t 3 2 X
55 {
56 g e t { r e t u r n Xpos ; }
57 s e t { Xpos = va l u e ; }
58 }
59
60 p u b l i c I n t 3 2 Y
61 {
62 g e t { r e t u r n Ypos ; }
63 s e t { Ypos = va l u e ; }
64 }
65
66 / / Va r i a b l e s
67 S t r i n g i n d i v i d u a l ;
68 I n t 3 2 imgindex , e v en t i d , camera , Xpos , Ypos ;
69 }
70 }
Listing 16.32: Code for the Event Object Class
16.13 User Interface - RSTPStream Class
1 u s i n g System ;
2 u s i n g System . C o l l e c t i o n s . Gene r i c ;
3 u s i n g System . Linq ;
4 u s i n g System . Text ;
5 u s i n g System . Th read ing . Tasks ;
6
7 namespace Sen i o r De s i g n U I
8 {
9 c l a s s RSTPStream
10 {
11 p u b l i c RSTPStream ( )
12 {
13 u r l = ” ” ;
14 d e t a i l s = ” ” ;
267
15 l o c = ” ” ;
16 imgIndex = 0 ;
17 / / o p t i o n s = ” ” ; / / VLCplugin i s s u e s wi th working
18 }
19
20 p u b l i c RSTPStream ( S t r i n g u r l s , S t r i n g d i s , S t r i n g l o c s , I n t 3 2 name )
21 {
22 u r l = u r l s ;
23 d e t a i l s = d i s ;
24 l o c = l o c s ;
25 imgIndex = name ;
26 / / o p t i o n s = ” : s howd i sp l ay= f a l s e ” ; / / Dep r i c a t e d
27 }
28
29 p u b l i c s t r i n g g e t u r l ( )
30 {
31 r e t u r n u r l ;
32 }
33
34 p u b l i c s t r i n g g e t d e t a i l s ( )
35 {
36 r e t u r n d e t a i l s ;
37 }
38
39 p u b l i c s t r i n g g e t l o c ( )
40 {
41 r e t u r n l o c ;
42 }
43
44 p u b l i c I n t 3 2 ge t img Index ( )
45 {
46 r e t u r n imgIndex ;
47 }
48
49 p u b l i c vo id s e t u r l ( S t r i n g u r l s )
50 {
51 u r l = u r l s ;
52 }
53
54 p u b l i c vo id s e t d e t a i l s ( S t r i n g d e t s )
55 {
56 d e t a i l s = d e t s ;
57 }
58
59 p u b l i c vo id s e t l o c ( S t r i n g l o c s )
60 {
61 l o c = l o c s ;
62 }
63
64 p u b l i c vo id s e t img I n d e x ( I n t 3 2 img )
65 {
66 imgIndex = img ;
67 }
68
69 / / Va r i a b l e s
70 S t r i n g u r l , name , d e t a i l s , l o c ;
71 I n t 3 2 imgIndex ;
72 }
73 }
Listing 16.33: Code for the RSTPStream Class
16.14 User Interface - Database Conﬁguration File
1 # pragma warn ing d i s a b l e 1591
268
2 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
3 / / <au to −gene r a t e d >
4 / / Thi s code was g e n e r a t e d by a t o o l .
5 / / Runtime Ver s i on : 4 . 0 . 3 0 3 1 9 . 3 4 0 1 4
6 / /
7 / / Changes t o t h i s f i l e may cause i n c o r r e c t b e h a v i o r and w i l l be l o s t i f
8 / / t h e code i s r e g e n e r a t e d .
9 / / </ au to −gene r a t e d >
10 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11
12 namespace Sen i o r De s i g n U I
13 {
14 u s i n g System . Data . Linq ;
15 u s i n g System . Data . Linq . Mapping ;
16 u s i n g System . Data ;
17 u s i n g System . C o l l e c t i o n s . Gene r i c ;
18 u s i n g System . R e f l e c t i o n ;
19 u s i n g System . Linq ;
20 u s i n g System . Linq . E xp r e s s i o n s ;
21 u s i n g System . ComponentModel ;
22 u s i n g System ;
23
24
25 [ g l o b a l : : System . Data . Linq . Mapping . D a t a b a s eA t t r i b u t e (Name=” SeniorDesignDB2 ” ) ]
26 p u b l i c p a r t i a l c l a s s SDDBDataContext : System . Data . Linq . Da t aCon t ex t
27 {
28
29 p r i v a t e s t a t i c System . Data . Linq . Mapping . MappingSource mappingSource = new
At t r i b u t eMapp i ngSou r c e ( ) ;
30
31 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
32 p a r t i a l vo id OnCreated ( ) ;
33 p a r t i a l vo id I n s e r tCame r a ( Camera i n s t a n c e ) ;
34 p a r t i a l vo id UpdateCamera ( Camera i n s t a n c e ) ;
35 p a r t i a l vo id Dele teCamera ( Camera i n s t a n c e ) ;
36 p a r t i a l vo id I n s e r t C ame r a S t a t ( CameraS ta t i n s t a n c e ) ;
37 p a r t i a l vo id Upda teCameraS ta t ( CameraS ta t i n s t a n c e ) ;
38 p a r t i a l vo id De l e t eCame r aS t a t ( CameraS ta t i n s t a n c e ) ;
39 p a r t i a l vo id I n s e r t D e t e c t i o n E v e n t ( De t e c t i o nEv en t i n s t a n c e ) ;
40 p a r t i a l vo id Upda t eDe t e c t i o nEven t ( De t e c t i o nEv en t i n s t a n c e ) ;
41 p a r t i a l vo id De l e t eDe t e c t i o nEv e n t ( D e t e c t i o nEv en t i n s t a n c e ) ;
42 p a r t i a l vo id I n s e r t I n d i v i d u a l ( I n d i v i d u a l i n s t a n c e ) ;
43 p a r t i a l vo id Upd a t e I n d i v i d u a l ( I n d i v i d u a l i n s t a n c e ) ;
44 p a r t i a l vo id D e l e t e I n d i v i d u a l ( I n d i v i d u a l i n s t a n c e ) ;
45 p a r t i a l vo id Inser tKnownImg (KnownImg i n s t a n c e ) ;
46 p a r t i a l vo id UpdateKnownImg (KnownImg i n s t a n c e ) ;
47 p a r t i a l vo id DeleteKnownImg (KnownImg i n s t a n c e ) ;
48 p a r t i a l vo id In s e r tAnoma ly ( Anomaly i n s t a n c e ) ;
49 p a r t i a l vo id UpdateAnomaly ( Anomaly i n s t a n c e ) ;
50 p a r t i a l vo id Dele teAnomaly ( Anomaly i n s t a n c e ) ;
51 # e nd r e g i on
52
53 p u b l i c SDDBDataContext ( ) :
54 ba se ( g l o b a l : : S en i o r De s i g n U I . P r o p e r t i e s . S e t t i n g s . D e f a u l t .
Sen io rDes ignDB2Connec t i onS t r i ng , mappingSource )
55 {
56 OnCreated ( ) ;
57 }
58
59 p u b l i c SDDBDataContext ( s t r i n g c o nn e c t i o n ) :
60 ba se ( connec t i on , mappingSource )
61 {
62 OnCreated ( ) ;
63 }
64
65 p u b l i c SDDBDataContext ( System . Data . IDbConnec t ion c o nn e c t i o n ) :
66 ba se ( connec t i on , mappingSource )
67 {
269
68 OnCreated ( ) ;
69 }
70
71 p u b l i c SDDBDataContext ( s t r i n g connec t i on , System . Data . Linq . Mapping . MappingSource
mappingSource ) :
72 ba se ( connec t i on , mappingSource )
73 {
74 OnCreated ( ) ;
75 }
76
77 p u b l i c SDDBDataContext ( System . Data . IDbConnec t ion connec t i on , System . Data . Linq . Mapping .
MappingSource mappingSource ) :
78 ba se ( connec t i on , mappingSource )
79 {
80 OnCreated ( ) ;
81 }
82
83 p u b l i c System . Data . Linq . Table<Camera> Cameras
84 {
85 g e t
86 {




91 p u b l i c System . Data . Linq . Table<CameraSta t > CameraS t a t s
92 {
93 g e t
94 {




99 p u b l i c System . Data . Linq . Table<De t e c t i onEven t > De t e c t i o nEv e n t s
100 {
101 g e t
102 {




107 p u b l i c System . Data . Linq . Table< I n d i v i d u a l > I n d i v i d u a l s
108 {
109 g e t
110 {




115 p u b l i c System . Data . Linq . Table<KnownImg> KnownImgs
116 {
117 g e t
118 {




123 p u b l i c System . Data . Linq . Table<Anomaly> Anomal ies
124 {
125 g e t
126 {





132 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . Camera ” ) ]




136 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
137
138 p r i v a t e s h o r t CameraID ;
139
140 p r i v a t e s t r i n g CameraName ;
141
142 p r i v a t e s t r i n g CameraIP ;
143
144 p r i v a t e s t r i n g FPGAIP ;
145
146 p r i v a t e s t r i n g CameraLoc ;
147
148 p r i v a t e s t r i n g Came r aDe t a i l s ;
149
150 p r i v a t e System . Nu l l a b l e < s h o r t > imgIndex ;
151
152 p r i v a t e s t r i n g ThumbPath ;
153
154 p r i v a t e E n t i t y S e t <CameraSta t > Came r aS t a t s ;
155
156 p r i v a t e E n t i t y S e t <De t e c t i onEven t > De t e c t i o nEv e n t s ;
157
158 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
159 p a r t i a l vo id OnLoaded ( ) ;
160 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
161 p a r t i a l vo id OnCreated ( ) ;
162 p a r t i a l vo id OnCameraIDChanging ( s h o r t v a l u e ) ;
163 p a r t i a l vo id OnCameraIDChanged ( ) ;
164 p a r t i a l vo id OnCameraNameChanging ( s t r i n g v a l u e ) ;
165 p a r t i a l vo id OnCameraNameChanged ( ) ;
166 p a r t i a l vo id OnCameraIPChanging ( s t r i n g v a l u e ) ;
167 p a r t i a l vo id OnCameraIPChanged ( ) ;
168 p a r t i a l vo id OnFPGAIPChanging ( s t r i n g v a l u e ) ;
169 p a r t i a l vo id OnFPGAIPChanged ( ) ;
170 p a r t i a l vo id OnCameraLocChanging ( s t r i n g v a l u e ) ;
171 p a r t i a l vo id OnCameraLocChanged ( ) ;
172 p a r t i a l vo id OnCameraDeta i l sChanging ( s t r i n g v a l u e ) ;
173 p a r t i a l vo id OnCameraDeta i l sChanged ( ) ;
174 p a r t i a l vo id OnimgIndexChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
175 p a r t i a l vo id OnimgIndexChanged ( ) ;
176 p a r t i a l vo id OnThumbPathChanging ( s t r i n g v a l u e ) ;
177 p a r t i a l vo id OnThumbPathChanged ( ) ;
178 # e nd r e g i on
179
180 p u b l i c Camera ( )
181 {
182 t h i s . Came r aS t a t s = new En t i t y S e t <CameraSta t >(new Act ion <CameraSta t >( t h i s .
a t t a c h C ame r a S t a t s ) , new Act ion <CameraSta t >( t h i s . d e t a c h Came r aS t a t s ) ) ;
183 t h i s . D e t e c t i o nEv e n t s = new En t i t y S e t <De t e c t i onEven t >(new Act ion <De t e c t i onEven t >(
t h i s . a t t a c h D e t e c t i o n E v e n t s ) , new Act ion <De t e c t i onEven t >( t h i s .
d e t a c h D e t e c t i o nE v e n t s ) ) ;
184 OnCreated ( ) ;
185 }
186
187 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraID ” , DbType=”
Sma l l I n t NOT NULL” , I sP r imaryKey= t r u e ) ]
188 p u b l i c s h o r t CameraID
189 {
190 g e t
191 {
192 r e t u r n t h i s . CameraID ;
193 }
194 s e t
195 {
196 i f ( ( t h i s . CameraID != va l u e ) )
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197 {
198 t h i s . OnCameraIDChanging ( v a l u e ) ;
199 t h i s . SendPrope r t yChang ing ( ) ;
200 t h i s . CameraID = va l u e ;
201 t h i s . SendPrope r tyChanged ( ”CameraID” ) ;





207 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraName” , DbType=”
VarChar ( 2 0 ) NOT NULL” , CanBeNull= f a l s e ) ]
208 p u b l i c s t r i n g CameraName
209 {
210 g e t
211 {
212 r e t u r n t h i s . CameraName ;
213 }
214 s e t
215 {
216 i f ( ( t h i s . CameraName != va l u e ) )
217 {
218 t h i s . OnCameraNameChanging ( v a l u e ) ;
219 t h i s . SendPrope r t yChang ing ( ) ;
220 t h i s . CameraName = va l u e ;
221 t h i s . SendPrope r tyChanged ( ”CameraName” ) ;





227 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraIP ” , DbType=”VarChar
( 4 0 ) ” ) ]
228 p u b l i c s t r i n g CameraIP
229 {
230 g e t
231 {
232 r e t u r n t h i s . CameraIP ;
233 }
234 s e t
235 {
236 i f ( ( t h i s . CameraIP != va l u e ) )
237 {
238 t h i s . OnCameraIPChanging ( v a l u e ) ;
239 t h i s . SendPrope r t yChang ing ( ) ;
240 t h i s . CameraIP = va l u e ;
241 t h i s . SendPrope r tyChanged ( ” CameraIP ” ) ;





247 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” FPGAIP” , DbType=”VarChar
( 4 0 ) ” ) ]
248 p u b l i c s t r i n g FPGAIP
249 {
250 g e t
251 {
252 r e t u r n t h i s . FPGAIP ;
253 }
254 s e t
255 {
256 i f ( ( t h i s . FPGAIP != va l u e ) )
257 {
258 t h i s . OnFPGAIPChanging ( v a l u e ) ;
259 t h i s . SendPrope r t yChang ing ( ) ;
260 t h i s . FPGAIP = va l u e ;
261 t h i s . SendPrope r tyChanged ( ”FPGAIP” ) ;
272





267 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraLoc ” , DbType=”
VarChar ( 4 0 ) ” ) ]
268 p u b l i c s t r i n g CameraLoc
269 {
270 g e t
271 {
272 r e t u r n t h i s . CameraLoc ;
273 }
274 s e t
275 {
276 i f ( ( t h i s . CameraLoc != va l u e ) )
277 {
278 t h i s . OnCameraLocChanging ( v a l u e ) ;
279 t h i s . SendPrope r t yChang ing ( ) ;
280 t h i s . CameraLoc = va l u e ;
281 t h i s . SendPrope r tyChanged ( ”CameraLoc ” ) ;





287 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Came r aDe t a i l s ” , DbType=”
VarChar ( 100 ) ” ) ]
288 p u b l i c s t r i n g Came r aDe t a i l s
289 {
290 g e t
291 {
292 r e t u r n t h i s . Came r aDe t a i l s ;
293 }
294 s e t
295 {
296 i f ( ( t h i s . C ame r aDe t a i l s != va l u e ) )
297 {
298 t h i s . OnCameraDeta i l sChanging ( v a l u e ) ;
299 t h i s . SendPrope r t yChang ing ( ) ;
300 t h i s . C ame r aDe t a i l s = va l u e ;
301 t h i s . SendPrope r tyChanged ( ” Came r aDe t a i l s ” ) ;





307 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” imgIndex ” , DbType=”
Sma l l I n t ” ) ]
308 p u b l i c System . Nu l l a b l e < s h o r t > imgIndex
309 {
310 g e t
311 {
312 r e t u r n t h i s . imgIndex ;
313 }
314 s e t
315 {
316 i f ( ( t h i s . imgIndex != va l u e ) )
317 {
318 t h i s . OnimgIndexChanging ( v a l u e ) ;
319 t h i s . SendPrope r t yChang ing ( ) ;
320 t h i s . imgIndex = va l u e ;
321 t h i s . SendPrope r tyChanged ( ” imgIndex ” ) ;






327 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” ThumbPath ” , DbType=”
VarChar ( 1 0 ) ” ) ]
328 p u b l i c s t r i n g ThumbPath
329 {
330 g e t
331 {
332 r e t u r n t h i s . ThumbPath ;
333 }
334 s e t
335 {
336 i f ( ( t h i s . ThumbPath != va l u e ) )
337 {
338 t h i s . OnThumbPathChanging ( v a l u e ) ;
339 t h i s . SendPrope r t yChang ing ( ) ;
340 t h i s . ThumbPath = va l u e ;
341 t h i s . SendPrope r tyChanged ( ”ThumbPath ” ) ;





347 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Camera CameraSta t ” ,
S t o r a g e=” Came r aS t a t s ” , ThisKey=”CameraID” , OtherKey=”CameraID” ) ]
348 p u b l i c E n t i t y S e t <CameraSta t > CameraS t a t s
349 {
350 g e t
351 {
352 r e t u r n t h i s . Came r aS t a t s ;
353 }
354 s e t
355 {




360 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Came r a De t e c t i onEven t ” ,
S t o r a g e=” D e t e c t i o nEv e n t s ” , ThisKey=”CameraID” , OtherKey=” EventCamera ” ) ]
361 p u b l i c E n t i t y S e t <De t e c t i onEven t > De t e c t i o nEv e n t s
362 {
363 g e t
364 {
365 r e t u r n t h i s . D e t e c t i o nEv e n t s ;
366 }
367 s e t
368 {




373 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
374
375 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
376
377 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
378 {
379 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
380 {




385 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
386 {
387 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
388 {





393 p r i v a t e vo id a t t a c h C ame r a S t a t s ( CameraS ta t e n t i t y )
394 {
395 t h i s . SendPrope r t yChang ing ( ) ;
396 e n t i t y . Camera = t h i s ;
397 }
398
399 p r i v a t e vo id d e t a c h Came r aS t a t s ( CameraS ta t e n t i t y )
400 {
401 t h i s . SendPrope r t yChang ing ( ) ;
402 e n t i t y . Camera = n u l l ;
403 }
404
405 p r i v a t e vo id a t t a c h D e t e c t i o n E v e n t s ( De t e c t i o nEv en t e n t i t y )
406 {
407 t h i s . SendPrope r t yChang ing ( ) ;
408 e n t i t y . Camera = t h i s ;
409 }
410
411 p r i v a t e vo id d e t a c h D e t e c t i o nE v e n t s ( De t e c t i o nEv en t e n t i t y )
412 {
413 t h i s . SendPrope r t yChang ing ( ) ;




418 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . CameraS t a t s ” ) ]
419 p u b l i c p a r t i a l c l a s s CameraS ta t : INo t i f yP r op e r t yChang i ng , INo t i f yP r op e r t yChang ed
420 {
421
422 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
423
424 p r i v a t e s h o r t TimeID ;
425
426 p r i v a t e s h o r t CameraID ;
427
428 p r i v a t e System . Nu l l a b l e <System . TimeSpan> LoTimeRange ;
429
430 p r i v a t e System . Nu l l a b l e <System . TimeSpan> HiTimeRange ;
431
432 p r i v a t e System . Nu l l a b l e <double > Simga ;
433
434 p r i v a t e System . Nu l l a b l e <double > Mean ;
435
436 p r i v a t e System . Nu l l a b l e < i n t > NValue ;
437
438 p r i v a t e En t i t yRe f <Camera> Camera ;
439
440 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
441 p a r t i a l vo id OnLoaded ( ) ;
442 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
443 p a r t i a l vo id OnCreated ( ) ;
444 p a r t i a l vo id OnTimeIDChanging ( s h o r t v a l u e ) ;
445 p a r t i a l vo id OnTimeIDChanged ( ) ;
446 p a r t i a l vo id OnCameraIDChanging ( s h o r t v a l u e ) ;
447 p a r t i a l vo id OnCameraIDChanged ( ) ;
448 p a r t i a l vo id OnLoTimeRangeChanging ( System . Nu l l a b l e <System . TimeSpan> va l u e ) ;
449 p a r t i a l vo id OnLoTimeRangeChanged ( ) ;
450 p a r t i a l vo id OnHiTimeRangeChanging ( System . Nu l l a b l e <System . TimeSpan> va l u e ) ;
451 p a r t i a l vo id OnHiTimeRangeChanged ( ) ;
452 p a r t i a l vo id OnSimgaChanging ( System . Nu l l a b l e <double > va l u e ) ;
453 p a r t i a l vo id OnSimgaChanged ( ) ;
454 p a r t i a l vo id OnMeanChanging ( System . Nu l l a b l e <double > va l u e ) ;
455 p a r t i a l vo id OnMeanChanged ( ) ;
456 p a r t i a l vo id OnNValueChanging ( System . Nu l l a b l e < i n t > va l u e ) ;
457 p a r t i a l vo id OnNValueChanged ( ) ;
458 # e nd r e g i on
275
459
460 p u b l i c CameraS ta t ( )
461 {
462 t h i s . Camera = d e f a u l t ( En t i t yRe f <Camera >) ;
463 OnCreated ( ) ;
464 }
465
466 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” TimeID ” , DbType=” Sma l l I n t
NOT NULL” , I sP r imaryKey= t r u e ) ]
467 p u b l i c s h o r t TimeID
468 {
469 g e t
470 {
471 r e t u r n t h i s . TimeID ;
472 }
473 s e t
474 {
475 i f ( ( t h i s . TimeID != va l u e ) )
476 {
477 t h i s . OnTimeIDChanging ( v a l u e ) ;
478 t h i s . SendPrope r t yChang ing ( ) ;
479 t h i s . TimeID = va l u e ;
480 t h i s . SendPrope r tyChanged ( ”TimeID” ) ;





486 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” CameraID ” , DbType=”
Sma l l I n t NOT NULL” ) ]
487 p u b l i c s h o r t CameraID
488 {
489 g e t
490 {
491 r e t u r n t h i s . CameraID ;
492 }
493 s e t
494 {
495 i f ( ( t h i s . CameraID != va l u e ) )
496 {
497 i f ( t h i s . Camera . HasLoadedOrAssignedValue )
498 {
499 th row new System . Data . Linq . Fo r e i gnKeyRe f e r enceA l r e adyHasVa lueExcep t i on ( ) ;
500 }
501 t h i s . OnCameraIDChanging ( v a l u e ) ;
502 t h i s . SendPrope r t yChang ing ( ) ;
503 t h i s . CameraID = va l u e ;
504 t h i s . SendPrope r tyChanged ( ”CameraID” ) ;





510 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” LoTimeRange ” , DbType=”Time
” ) ]
511 p u b l i c System . Nu l l a b l e <System . TimeSpan> LoTimeRange
512 {
513 g e t
514 {
515 r e t u r n t h i s . LoTimeRange ;
516 }
517 s e t
518 {
519 i f ( ( t h i s . LoTimeRange != va l u e ) )
520 {
521 t h i s . OnLoTimeRangeChanging ( v a l u e ) ;
522 t h i s . SendPrope r t yChang ing ( ) ;
523 t h i s . LoTimeRange = va l u e ;
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524 t h i s . SendPrope r tyChanged ( ”LoTimeRange ” ) ;





530 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” HiTimeRange ” , DbType=”Time
” ) ]
531 p u b l i c System . Nu l l a b l e <System . TimeSpan> HiTimeRange
532 {
533 g e t
534 {
535 r e t u r n t h i s . HiTimeRange ;
536 }
537 s e t
538 {
539 i f ( ( t h i s . HiTimeRange != va l u e ) )
540 {
541 t h i s . OnHiTimeRangeChanging ( v a l u e ) ;
542 t h i s . SendPrope r t yChang ing ( ) ;
543 t h i s . HiTimeRange = va l u e ;
544 t h i s . SendPrope r tyChanged ( ”HiTimeRange ” ) ;





550 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Simga ” , DbType=” F l o a t ” ) ]
551 p u b l i c System . Nu l l a b l e <double > Simga
552 {
553 g e t
554 {
555 r e t u r n t h i s . Simga ;
556 }
557 s e t
558 {
559 i f ( ( t h i s . Simga != va l u e ) )
560 {
561 t h i s . OnSimgaChanging ( v a l u e ) ;
562 t h i s . SendPrope r t yChang ing ( ) ;
563 t h i s . Simga = va l u e ;
564 t h i s . SendPrope r tyChanged ( ” Simga ” ) ;





570 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Mean” , DbType=” F l o a t ” ) ]
571 p u b l i c System . Nu l l a b l e <double > Mean
572 {
573 g e t
574 {
575 r e t u r n t h i s . Mean ;
576 }
577 s e t
578 {
579 i f ( ( t h i s . Mean != va l u e ) )
580 {
581 t h i s . OnMeanChanging ( v a l u e ) ;
582 t h i s . SendPrope r t yChang ing ( ) ;
583 t h i s . Mean = va l u e ;
584 t h i s . SendPrope r tyChanged ( ”Mean” ) ;





590 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” NValue ” , DbType=” I n t ” ) ]
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591 p u b l i c System . Nu l l a b l e < i n t > NValue
592 {
593 g e t
594 {
595 r e t u r n t h i s . NValue ;
596 }
597 s e t
598 {
599 i f ( ( t h i s . NValue != va l u e ) )
600 {
601 t h i s . OnNValueChanging ( v a l u e ) ;
602 t h i s . SendPrope r t yChang ing ( ) ;
603 t h i s . NValue = va l u e ;
604 t h i s . SendPrope r tyChanged ( ”NValue ” ) ;





610 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Camera CameraSta t ” ,
S t o r a g e=” Camera ” , ThisKey=”CameraID” , OtherKey=”CameraID” , I sFo r e i gnKey= t r u e ,
De le t eOnNul l= t r u e , De l e t eRu l e=”CASCADE” ) ]
611 p u b l i c Camera Camera
612 {
613 g e t
614 {
615 r e t u r n t h i s . Camera . E n t i t y ;
616 }
617 s e t
618 {
619 Camera p r e v i o u sVa l u e = t h i s . Camera . E n t i t y ;
620 i f ( ( ( p r e v i o u sVa l u e != va l u e )
621 | | ( t h i s . Camera . HasLoadedOrAssignedValue == f a l s e ) ) )
622 {
623 t h i s . SendPrope r t yChang ing ( ) ;
624 i f ( ( p r e v i o u sVa l u e != n u l l ) )
625 {
626 t h i s . Camera . E n t i t y = n u l l ;
627 p r e v i o u sVa l u e . CameraS t a t s . Remove ( t h i s ) ;
628 }
629 t h i s . Camera . E n t i t y = va l u e ;
630 i f ( ( v a l u e != n u l l ) )
631 {
632 v a l u e . CameraS t a t s . Add ( t h i s ) ;
633 t h i s . CameraID = va l u e . CameraID ;
634 }
635 e l s e
636 {
637 t h i s . CameraID = d e f a u l t ( s h o r t ) ;
638 }





644 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
645
646 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
647
648 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
649 {
650 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
651 {




656 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
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657 {
658 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
659 {





665 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . De t e c t i o nEv en t ” ) ]
666 p u b l i c p a r t i a l c l a s s De t e c t i o nEven t : INo t i f yP r op e r t yChang i n g , INo t i f yP r op e r t yChang ed
667 {
668
669 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
670
671 p r i v a t e i n t Even t ID ;
672
673 p r i v a t e s h o r t EventCamera ;
674
675 p r i v a t e System . TimeSpan Even tT imeIn ;
676
677 p r i v a t e System . Nu l l a b l e <System . TimeSpan> EventTimeOut ;
678
679 p r i v a t e System . Nu l l a b l e < i n t > i sChecked ;
680
681 p r i v a t e System . Nu l l a b l e < s h o r t > Ent ryType ;
682
683 p r i v a t e System . Nu l l a b l e < s h o r t > Ex i tType ;
684
685 p r i v a t e i n t Su spec t ID ;
686
687 p r i v a t e doub l e Con f i d enc e ;
688
689 p r i v a t e E n t i t y S e t <Anomaly> Anomal i e s ;
690
691 p r i v a t e En t i t yRe f <Camera> Camera ;
692
693 p r i v a t e En t i t yRe f < I n d i v i d u a l > I n d i v i d u a l ;
694
695 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
696 p a r t i a l vo id OnLoaded ( ) ;
697 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
698 p a r t i a l vo id OnCreated ( ) ;
699 p a r t i a l vo id OnEventIDChanging ( i n t v a l u e ) ;
700 p a r t i a l vo id OnEventIDChanged ( ) ;
701 p a r t i a l vo id OnEventCameraChanging ( s h o r t v a l u e ) ;
702 p a r t i a l vo id OnEventCameraChanged ( ) ;
703 p a r t i a l vo id OnEventTimeInChanging ( System . TimeSpan va l u e ) ;
704 p a r t i a l vo id OnEventTimeInChanged ( ) ;
705 p a r t i a l vo id OnEventTimeOutChanging ( System . Nu l l a b l e <System . TimeSpan> va l u e ) ;
706 p a r t i a l vo id OnEventTimeOutChanged ( ) ;
707 p a r t i a l vo id OnisCheckedChanging ( System . Nu l l a b l e < i n t > va l u e ) ;
708 p a r t i a l vo id OnisCheckedChanged ( ) ;
709 p a r t i a l vo id OnEntryTypeChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
710 p a r t i a l vo id OnEntryTypeChanged ( ) ;
711 p a r t i a l vo id OnExi tTypeChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
712 p a r t i a l vo id OnExitTypeChanged ( ) ;
713 p a r t i a l vo id OnSuspect IDChanging ( i n t v a l u e ) ;
714 p a r t i a l vo id OnSuspectIDChanged ( ) ;
715 p a r t i a l vo id OnConf idenceChanging ( doub l e v a l u e ) ;
716 p a r t i a l vo id OnConfidenceChanged ( ) ;
717 # e nd r e g i on
718
719 p u b l i c De t e c t i o nEv en t ( )
720 {
721 t h i s . Anomal i e s = new En t i t y S e t <Anomaly>(new Act ion <Anomaly>( t h i s . a t t a c h Anoma l i e s ) ,
new Act ion <Anomaly>( t h i s . d e t a ch Anoma l i e s ) ) ;
722 t h i s . Camera = d e f a u l t ( En t i t yRe f <Camera >) ;
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723 t h i s . I n d i v i d u a l = d e f a u l t ( En t i t yRe f < I n d i v i d u a l >) ;
724 OnCreated ( ) ;
725 }
726
727 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Even t ID ” , DbType=” I n t NOT
NULL” , I sP r imaryKey= t r u e ) ]
728 p u b l i c i n t EventID
729 {
730 g e t
731 {
732 r e t u r n t h i s . Even t ID ;
733 }
734 s e t
735 {
736 i f ( ( t h i s . Even t ID != va l u e ) )
737 {
738 t h i s . OnEventIDChanging ( v a l u e ) ;
739 t h i s . SendPrope r t yChang ing ( ) ;
740 t h i s . Even t ID = va l u e ;
741 t h i s . SendPrope r tyChanged ( ” EventID ” ) ;





747 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” EventCamera ” , DbType=”
Sma l l I n t NOT NULL” ) ]
748 p u b l i c s h o r t EventCamera
749 {
750 g e t
751 {
752 r e t u r n t h i s . EventCamera ;
753 }
754 s e t
755 {
756 i f ( ( t h i s . EventCamera != va l u e ) )
757 {
758 i f ( t h i s . Camera . HasLoadedOrAssignedValue )
759 {
760 th row new System . Data . Linq . Fo r e i gnKeyRe f e r enceA l r e adyHasVa lueExcep t i on ( ) ;
761 }
762 t h i s . OnEventCameraChanging ( v a l u e ) ;
763 t h i s . SendPrope r t yChang ing ( ) ;
764 t h i s . EventCamera = va l u e ;
765 t h i s . SendPrope r tyChanged ( ” EventCamera ” ) ;





771 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Even tT imeIn ” , DbType=”Time
NOT NULL” ) ]
772 p u b l i c System . TimeSpan EventTimeIn
773 {
774 g e t
775 {
776 r e t u r n t h i s . Even tT imeIn ;
777 }
778 s e t
779 {
780 i f ( ( t h i s . Even tT imeIn != va l u e ) )
781 {
782 t h i s . OnEventTimeInChanging ( v a l u e ) ;
783 t h i s . SendPrope r t yChang ing ( ) ;
784 t h i s . Even tT imeIn = va l u e ;
785 t h i s . SendPrope r tyChanged ( ” EventTimeIn ” ) ;






791 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” EventTimeOut ” , DbType=”
Time” ) ]
792 p u b l i c System . Nu l l a b l e <System . TimeSpan> EventTimeOut
793 {
794 g e t
795 {
796 r e t u r n t h i s . EventTimeOut ;
797 }
798 s e t
799 {
800 i f ( ( t h i s . EventTimeOut != va l u e ) )
801 {
802 t h i s . OnEventTimeOutChanging ( v a l u e ) ;
803 t h i s . SendPrope r t yChang ing ( ) ;
804 t h i s . EventTimeOut = va l u e ;
805 t h i s . SendPrope r tyChanged ( ” EventTimeOut ” ) ;





811 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” i sChecked ” , DbType=” I n t ” ) ]
812 p u b l i c System . Nu l l a b l e < i n t > i sChecked
813 {
814 g e t
815 {
816 r e t u r n t h i s . i sChecked ;
817 }
818 s e t
819 {
820 i f ( ( t h i s . i sChecked != va l u e ) )
821 {
822 t h i s . OnisCheckedChanging ( v a l u e ) ;
823 t h i s . SendPrope r t yChang ing ( ) ;
824 t h i s . i sChecked = va l u e ;
825 t h i s . SendPrope r tyChanged ( ” i sChecked ” ) ;





831 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” En t ryType ” , DbType=”
Sma l l I n t ” ) ]
832 p u b l i c System . Nu l l a b l e < s h o r t > EntryType
833 {
834 g e t
835 {
836 r e t u r n t h i s . En t ryType ;
837 }
838 s e t
839 {
840 i f ( ( t h i s . En t ryType != va l u e ) )
841 {
842 t h i s . OnEntryTypeChanging ( v a l u e ) ;
843 t h i s . SendPrope r t yChang ing ( ) ;
844 t h i s . En t ryType = va l u e ;
845 t h i s . SendPrope r tyChanged ( ” Ent ryType ” ) ;





851 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Ex i tType ” , DbType=”
Sma l l I n t ” ) ]
852 p u b l i c System . Nu l l a b l e < s h o r t > Exi tType
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853 {
854 g e t
855 {
856 r e t u r n t h i s . Ex i tType ;
857 }
858 s e t
859 {
860 i f ( ( t h i s . Ex i tType != va l u e ) )
861 {
862 t h i s . OnExi tTypeChanging ( v a l u e ) ;
863 t h i s . SendPrope r t yChang ing ( ) ;
864 t h i s . Ex i tType = va l u e ;
865 t h i s . SendPrope r tyChanged ( ” Ex i tType ” ) ;





871 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Su spec t ID ” , DbType=” I n t
NOT NULL” ) ]
872 p u b l i c i n t Suspec t ID
873 {
874 g e t
875 {
876 r e t u r n t h i s . Su spec t ID ;
877 }
878 s e t
879 {
880 i f ( ( t h i s . Su spec t ID != va l u e ) )
881 {
882 i f ( t h i s . I n d i v i d u a l . HasLoadedOrAssignedValue )
883 {
884 th row new System . Data . Linq . Fo r e i gnKeyRe f e r enceA l r e adyHasVa lueExcep t i on ( ) ;
885 }
886 t h i s . OnSuspect IDChanging ( v a l u e ) ;
887 t h i s . SendPrope r t yChang ing ( ) ;
888 t h i s . Su spec t ID = va l u e ;
889 t h i s . SendPrope r tyChanged ( ” Suspec t ID ” ) ;





895 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Con f i d enc e ” , DbType=” F l o a t
NOT NULL” ) ]
896 p u b l i c doub l e Conf idence
897 {
898 g e t
899 {
900 r e t u r n t h i s . Con f i d enc e ;
901 }
902 s e t
903 {
904 i f ( ( t h i s . Con f i d enc e != va l u e ) )
905 {
906 t h i s . OnConf idenceChanging ( v a l u e ) ;
907 t h i s . SendPrope r t yChang ing ( ) ;
908 t h i s . Con f i d enc e = va l u e ;
909 t h i s . SendPrope r tyChanged ( ” Conf idence ” ) ;





915 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” De tec t i onEven t Anoma ly ” ,
S t o r a g e=” Anomal i e s ” , ThisKey=” EventID ” , OtherKey=” EventID ” ) ]
916 p u b l i c E n t i t y S e t <Anomaly> Anomal ies
917 {
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918 g e t
919 {
920 r e t u r n t h i s . Anomal i e s ;
921 }
922 s e t
923 {




928 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Came r a De t e c t i onEven t ” ,
S t o r a g e=” Camera ” , ThisKey=” EventCamera ” , OtherKey=”CameraID” , I sFo r e i gnKey= t r u e ,
De le t eOnNul l= t r u e , De l e t eRu l e=”CASCADE” ) ]
929 p u b l i c Camera Camera
930 {
931 g e t
932 {
933 r e t u r n t h i s . Camera . E n t i t y ;
934 }
935 s e t
936 {
937 Camera p r e v i o u sVa l u e = t h i s . Camera . E n t i t y ;
938 i f ( ( ( p r e v i o u sVa l u e != va l u e )
939 | | ( t h i s . Camera . HasLoadedOrAssignedValue == f a l s e ) ) )
940 {
941 t h i s . SendPrope r t yChang ing ( ) ;
942 i f ( ( p r e v i o u sVa l u e != n u l l ) )
943 {
944 t h i s . Camera . E n t i t y = n u l l ;
945 p r e v i o u sVa l u e . D e t e c t i o nEv e n t s . Remove ( t h i s ) ;
946 }
947 t h i s . Camera . E n t i t y = va l u e ;
948 i f ( ( v a l u e != n u l l ) )
949 {
950 v a l u e . D e t e c t i o nEv e n t s . Add ( t h i s ) ;
951 t h i s . EventCamera = va l u e . CameraID ;
952 }
953 e l s e
954 {
955 t h i s . EventCamera = d e f a u l t ( s h o r t ) ;
956 }





962 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” I n d i v i d u a l D e t e c t i o n E v e n t
” , S t o r a g e=” I n d i v i d u a l ” , ThisKey=” Suspec t ID ” , OtherKey=” ID” , I sFo r e i gnKey= t r u e ,
De le t eOnNul l= t r u e , De l e t eRu l e=”CASCADE” ) ]
963 p u b l i c I n d i v i d u a l I n d i v i d u a l
964 {
965 g e t
966 {
967 r e t u r n t h i s . I n d i v i d u a l . E n t i t y ;
968 }
969 s e t
970 {
971 I n d i v i d u a l p r e v i ou sVa l u e = t h i s . I n d i v i d u a l . E n t i t y ;
972 i f ( ( ( p r e v i o u sVa l u e != va l u e )
973 | | ( t h i s . I n d i v i d u a l . HasLoadedOrAssignedValue == f a l s e ) ) )
974 {
975 t h i s . SendPrope r t yChang ing ( ) ;
976 i f ( ( p r e v i o u sVa l u e != n u l l ) )
977 {
978 t h i s . I n d i v i d u a l . E n t i t y = n u l l ;
979 p r e v i o u sVa l u e . D e t e c t i o nEv e n t s . Remove ( t h i s ) ;
980 }
981 t h i s . I n d i v i d u a l . E n t i t y = va l u e ;
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982 i f ( ( v a l u e != n u l l ) )
983 {
984 v a l u e . D e t e c t i o nEv e n t s . Add ( t h i s ) ;
985 t h i s . Su spec t ID = va l u e . ID ;
986 }
987 e l s e
988 {
989 t h i s . Su spec t ID = d e f a u l t ( i n t ) ;
990 }





996 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
997
998 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
999
1000 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
1001 {
1002 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
1003 {




1008 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
1009 {
1010 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
1011 {




1016 p r i v a t e vo id a t t a c h Anoma l i e s ( Anomaly e n t i t y )
1017 {
1018 t h i s . SendPrope r t yChang ing ( ) ;
1019 e n t i t y . D e t e c t i o nEv en t = t h i s ;
1020 }
1021
1022 p r i v a t e vo id de t a ch Anoma l i e s ( Anomaly e n t i t y )
1023 {
1024 t h i s . SendPrope r t yChang ing ( ) ;




1029 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . I n d i v i d u a l ” ) ]
1030 p u b l i c p a r t i a l c l a s s I n d i v i d u a l : INo t i f yP r op e r t yChang i ng , INo t i f yP r op e r t yChang ed
1031 {
1032
1033 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
1034
1035 p r i v a t e i n t ID ;
1036
1037 p r i v a t e s t r i n g Name ;
1038
1039 p r i v a t e s t r i n g D e t a i l s ;
1040
1041 p r i v a t e E n t i t y S e t <De t e c t i onEven t > De t e c t i o nEv e n t s ;
1042
1043 p r i v a t e E n t i t y S e t <KnownImg> KnownImgs ;
1044
1045 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
1046 p a r t i a l vo id OnLoaded ( ) ;
1047 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
1048 p a r t i a l vo id OnCreated ( ) ;
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1049 p a r t i a l vo id OnIDChanging ( i n t v a l u e ) ;
1050 p a r t i a l vo id OnIDChanged ( ) ;
1051 p a r t i a l vo id OnNameChanging ( s t r i n g v a l u e ) ;
1052 p a r t i a l vo id OnNameChanged ( ) ;
1053 p a r t i a l vo id OnDe ta i l sChang ing ( s t r i n g v a l u e ) ;
1054 p a r t i a l vo id OnDeta i l sChanged ( ) ;
1055 # e nd r e g i on
1056
1057 p u b l i c I n d i v i d u a l ( )
1058 {
1059 t h i s . D e t e c t i o nEv e n t s = new En t i t y S e t <De t e c t i onEven t >(new Act ion <De t e c t i onEven t >(
t h i s . a t t a c h D e t e c t i o n E v e n t s ) , new Act ion <De t e c t i onEven t >( t h i s .
d e t a c h D e t e c t i o nE v e n t s ) ) ;
1060 t h i s . KnownImgs = new En t i t y S e t <KnownImg>(new Act ion <KnownImg>( t h i s . a t t ach KnownImgs
) , new Act ion <KnownImg>( t h i s . detach KnownImgs ) ) ;
1061 OnCreated ( ) ;
1062 }
1063
1064 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” ID ” , AutoSync=AutoSync .
On In se r t , DbType=” I n t NOT NULL IDENTITY” , I sP r imaryKey= t r u e , I sDbGene ra t ed= t r u e ) ]
1065 p u b l i c i n t ID
1066 {
1067 g e t
1068 {
1069 r e t u r n t h i s . ID ;
1070 }
1071 s e t
1072 {
1073 i f ( ( t h i s . ID != va l u e ) )
1074 {
1075 t h i s . OnIDChanging ( v a l u e ) ;
1076 t h i s . SendPrope r t yChang ing ( ) ;
1077 t h i s . ID = va l u e ;
1078 t h i s . SendPrope r tyChanged ( ” ID” ) ;





1084 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Name” , DbType=”VarChar ( 4 0 )
NOT NULL” , CanBeNull= f a l s e ) ]
1085 p u b l i c s t r i n g Name
1086 {
1087 g e t
1088 {
1089 r e t u r n t h i s . Name ;
1090 }
1091 s e t
1092 {
1093 i f ( ( t h i s . Name != va l u e ) )
1094 {
1095 t h i s . OnNameChanging ( v a l u e ) ;
1096 t h i s . SendPrope r t yChang ing ( ) ;
1097 t h i s . Name = va l u e ;
1098 t h i s . SendPrope r tyChanged ( ”Name” ) ;





1104 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” D e t a i l s ” , DbType=”VarChar
( 100 ) ” ) ]
1105 p u b l i c s t r i n g D e t a i l s
1106 {
1107 g e t
1108 {
1109 r e t u r n t h i s . D e t a i l s ;
1110 }
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1111 s e t
1112 {
1113 i f ( ( t h i s . D e t a i l s != va l u e ) )
1114 {
1115 t h i s . OnDe ta i l sChang ing ( v a l u e ) ;
1116 t h i s . SendPrope r t yChang ing ( ) ;
1117 t h i s . D e t a i l s = va l u e ;
1118 t h i s . SendPrope r tyChanged ( ” D e t a i l s ” ) ;





1124 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” I n d i v i d u a l D e t e c t i o n E v e n t
” , S t o r a g e=” D e t e c t i o nEv e n t s ” , ThisKey=” ID” , OtherKey=” Suspec t ID ” ) ]
1125 p u b l i c E n t i t y S e t <De t e c t i onEven t > De t e c t i o nEv e n t s
1126 {
1127 g e t
1128 {
1129 r e t u r n t h i s . D e t e c t i o nEv e n t s ;
1130 }
1131 s e t
1132 {




1137 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Ind iv idua l KnownImg ” ,
S t o r a g e=” KnownImgs ” , ThisKey=” ID” , OtherKey=” IDImg” ) ]
1138 p u b l i c E n t i t y S e t <KnownImg> KnownImgs
1139 {
1140 g e t
1141 {
1142 r e t u r n t h i s . KnownImgs ;
1143 }
1144 s e t
1145 {




1150 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
1151
1152 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
1153
1154 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
1155 {
1156 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
1157 {




1162 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
1163 {
1164 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
1165 {




1170 p r i v a t e vo id a t t a c h D e t e c t i o n E v e n t s ( De t e c t i o nEv en t e n t i t y )
1171 {
1172 t h i s . SendPrope r t yChang ing ( ) ;
1173 e n t i t y . I n d i v i d u a l = t h i s ;
1174 }
1175
1176 p r i v a t e vo id d e t a c h D e t e c t i o nE v e n t s ( De t e c t i o nEv en t e n t i t y )
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1177 {
1178 t h i s . SendPrope r t yChang ing ( ) ;
1179 e n t i t y . I n d i v i d u a l = n u l l ;
1180 }
1181
1182 p r i v a t e vo id a t tach KnownImgs (KnownImg e n t i t y )
1183 {
1184 t h i s . SendPrope r t yChang ing ( ) ;
1185 e n t i t y . I n d i v i d u a l = t h i s ;
1186 }
1187
1188 p r i v a t e vo id detach KnownImgs (KnownImg e n t i t y )
1189 {
1190 t h i s . SendPrope r t yChang ing ( ) ;




1195 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . KnownImgs” ) ]
1196 p u b l i c p a r t i a l c l a s s KnownImg : INo t i f yP r op e r t yChang i ng , INo t i f yP r op e r t yChang ed
1197 {
1198
1199 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
1200
1201 p r i v a t e i n t KnownImgID ;
1202
1203 p r i v a t e i n t IDImg ;
1204
1205 p r i v a t e System . Data . Linq . B ina ry Img ;
1206
1207 p r i v a t e En t i t yRe f < I n d i v i d u a l > I n d i v i d u a l ;
1208
1209 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
1210 p a r t i a l vo id OnLoaded ( ) ;
1211 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
1212 p a r t i a l vo id OnCreated ( ) ;
1213 p a r t i a l vo id OnKnownImgIDChanging ( i n t v a l u e ) ;
1214 p a r t i a l vo id OnKnownImgIDChanged ( ) ;
1215 p a r t i a l vo id OnIDImgChanging ( i n t v a l u e ) ;
1216 p a r t i a l vo id OnIDImgChanged ( ) ;
1217 p a r t i a l vo id OnImgChanging ( System . Data . Linq . B ina ry v a l u e ) ;
1218 p a r t i a l vo id OnImgChanged ( ) ;
1219 # e nd r e g i on
1220
1221 p u b l i c KnownImg ( )
1222 {
1223 t h i s . I n d i v i d u a l = d e f a u l t ( En t i t yRe f < I n d i v i d u a l >) ;
1224 OnCreated ( ) ;
1225 }
1226
1227 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” KnownImgID” , AutoSync=
AutoSync . On In se r t , DbType=” I n t NOT NULL IDENTITY” , I sP r imaryKey= t r u e ,
I sDbGene ra t ed= t r u e ) ]
1228 p u b l i c i n t KnownImgID
1229 {
1230 g e t
1231 {
1232 r e t u r n t h i s . KnownImgID ;
1233 }
1234 s e t
1235 {
1236 i f ( ( t h i s . KnownImgID != va l u e ) )
1237 {
1238 t h i s . OnKnownImgIDChanging ( v a l u e ) ;
1239 t h i s . SendPrope r t yChang ing ( ) ;
1240 t h i s . KnownImgID = va l u e ;
1241 t h i s . SendPrope r tyChanged ( ”KnownImgID” ) ;
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1247 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” IDImg ” , DbType=” I n t NOT
NULL” ) ]
1248 p u b l i c i n t IDImg
1249 {
1250 g e t
1251 {
1252 r e t u r n t h i s . IDImg ;
1253 }
1254 s e t
1255 {
1256 i f ( ( t h i s . IDImg != va l u e ) )
1257 {
1258 i f ( t h i s . I n d i v i d u a l . HasLoadedOrAssignedValue )
1259 {
1260 th row new System . Data . Linq . Fo r e i gnKeyRe f e r enceA l r e adyHasVa lueExcep t i on ( ) ;
1261 }
1262 t h i s . OnIDImgChanging ( v a l u e ) ;
1263 t h i s . SendPrope r t yChang ing ( ) ;
1264 t h i s . IDImg = va l u e ;
1265 t h i s . SendPrope r tyChanged ( ” IDImg” ) ;





1271 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Img ” , DbType=” Image ” ,
UpdateCheck=UpdateCheck . Never ) ]
1272 p u b l i c System . Data . Linq . B ina ry Img
1273 {
1274 g e t
1275 {
1276 r e t u r n t h i s . Img ;
1277 }
1278 s e t
1279 {
1280 i f ( ( t h i s . Img != va l u e ) )
1281 {
1282 t h i s . OnImgChanging ( v a l u e ) ;
1283 t h i s . SendPrope r t yChang ing ( ) ;
1284 t h i s . Img = va l u e ;
1285 t h i s . SendPrope r tyChanged ( ” Img” ) ;





1291 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” Ind iv idua l KnownImg ” ,
S t o r a g e=” I n d i v i d u a l ” , ThisKey=” IDImg” , OtherKey=” ID” , I sFo r e i gnKey= t r u e ,
De le t eOnNul l= t r u e , De l e t eRu l e=”CASCADE” ) ]
1292 p u b l i c I n d i v i d u a l I n d i v i d u a l
1293 {
1294 g e t
1295 {
1296 r e t u r n t h i s . I n d i v i d u a l . E n t i t y ;
1297 }
1298 s e t
1299 {
1300 I n d i v i d u a l p r e v i ou sVa l u e = t h i s . I n d i v i d u a l . E n t i t y ;
1301 i f ( ( ( p r e v i o u sVa l u e != va l u e )
1302 | | ( t h i s . I n d i v i d u a l . HasLoadedOrAssignedValue == f a l s e ) ) )
1303 {
1304 t h i s . SendPrope r t yChang ing ( ) ;
1305 i f ( ( p r e v i o u sVa l u e != n u l l ) )
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1306 {
1307 t h i s . I n d i v i d u a l . E n t i t y = n u l l ;
1308 p r e v i o u sVa l u e . KnownImgs . Remove ( t h i s ) ;
1309 }
1310 t h i s . I n d i v i d u a l . E n t i t y = va l u e ;
1311 i f ( ( v a l u e != n u l l ) )
1312 {
1313 v a l u e . KnownImgs . Add ( t h i s ) ;
1314 t h i s . IDImg = va l u e . ID ;
1315 }
1316 e l s e
1317 {
1318 t h i s . IDImg = d e f a u l t ( i n t ) ;
1319 }





1325 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
1326
1327 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
1328
1329 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
1330 {
1331 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
1332 {




1337 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
1338 {
1339 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
1340 {





1346 [ g l o b a l : : System . Data . Linq . Mapping . T a b l eA t t r i b u t e (Name=” dbo . Anomaly ” ) ]
1347 p u b l i c p a r t i a l c l a s s Anomaly : INo t i f yP r op e r t yChang i ng , INo t i f yP r op e r t yChang ed
1348 {
1349
1350 p r i v a t e s t a t i c P rope r t yChang ingEven tArg s emptyChangingEventArgs = new
Prope r t yChang ingEven tArg s ( S t r i n g . Empty ) ;
1351
1352 p r i v a t e i n t AnomalyID ;
1353
1354 p r i v a t e i n t Even t ID ;
1355
1356 p r i v a t e System . Nu l l a b l e <double > S e v e r i t y ;
1357
1358 p r i v a t e System . Nu l l a b l e < s h o r t > i sChecked ;
1359
1360 p r i v a t e System . Nu l l a b l e < s h o r t > AnomalyType ;
1361
1362 p r i v a t e En t i t yRe f <De t e c t i onEven t > De t e c t i o nEv e n t ;
1363
1364 # r e g i o n E x t e n s i b i l i t y Method D e f i n i t i o n s
1365 p a r t i a l vo id OnLoaded ( ) ;
1366 p a r t i a l vo id OnVa l ida t e ( System . Data . Linq . ChangeAct ion a c t i o n ) ;
1367 p a r t i a l vo id OnCreated ( ) ;
1368 p a r t i a l vo id OnAnomalyIDChanging ( i n t v a l u e ) ;
1369 p a r t i a l vo id OnAnomalyIDChanged ( ) ;
1370 p a r t i a l vo id OnEventIDChanging ( i n t v a l u e ) ;
1371 p a r t i a l vo id OnEventIDChanged ( ) ;
1372 p a r t i a l vo id OnSeve r i t yChang ing ( System . Nu l l a b l e <double > va l u e ) ;
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1373 p a r t i a l vo id OnSever i tyChanged ( ) ;
1374 p a r t i a l vo id OnisCheckedChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
1375 p a r t i a l vo id OnisCheckedChanged ( ) ;
1376 p a r t i a l vo id OnAnomalyTypeChanging ( System . Nu l l a b l e < s h o r t > va l u e ) ;
1377 p a r t i a l vo id OnAnomalyTypeChanged ( ) ;
1378 # e nd r e g i on
1379
1380 p u b l i c Anomaly ( )
1381 {
1382 t h i s . D e t e c t i o nEv e n t = d e f a u l t ( En t i t yRe f <De t e c t i onEven t >) ;
1383 OnCreated ( ) ;
1384 }
1385
1386 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” AnomalyID ” , AutoSync=
AutoSync . On In se r t , DbType=” I n t NOT NULL IDENTITY” , I sP r imaryKey= t r u e ,
I sDbGene ra t ed= t r u e ) ]
1387 p u b l i c i n t AnomalyID
1388 {
1389 g e t
1390 {
1391 r e t u r n t h i s . AnomalyID ;
1392 }
1393 s e t
1394 {
1395 i f ( ( t h i s . AnomalyID != va l u e ) )
1396 {
1397 t h i s . OnAnomalyIDChanging ( v a l u e ) ;
1398 t h i s . SendPrope r t yChang ing ( ) ;
1399 t h i s . AnomalyID = va l u e ;
1400 t h i s . SendPrope r tyChanged ( ”AnomalyID” ) ;





1406 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” Even t ID ” , DbType=” I n t NOT
NULL” ) ]
1407 p u b l i c i n t EventID
1408 {
1409 g e t
1410 {
1411 r e t u r n t h i s . Even t ID ;
1412 }
1413 s e t
1414 {
1415 i f ( ( t h i s . Even t ID != va l u e ) )
1416 {
1417 i f ( t h i s . D e t e c t i o nEv e n t . HasLoadedOrAssignedValue )
1418 {
1419 th row new System . Data . Linq . Fo r e i gnKeyRe f e r enceA l r e adyHasVa lueExcep t i on ( ) ;
1420 }
1421 t h i s . OnEventIDChanging ( v a l u e ) ;
1422 t h i s . SendPrope r t yChang ing ( ) ;
1423 t h i s . Even t ID = va l u e ;
1424 t h i s . SendPrope r tyChanged ( ” EventID ” ) ;





1430 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” S e v e r i t y ” , DbType=” F l o a t ” )
]
1431 p u b l i c System . Nu l l a b l e <double > S e v e r i t y
1432 {
1433 g e t
1434 {
1435 r e t u r n t h i s . S e v e r i t y ;
1436 }
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1437 s e t
1438 {
1439 i f ( ( t h i s . S e v e r i t y != va l u e ) )
1440 {
1441 t h i s . OnSeve r i t yChang ing ( v a l u e ) ;
1442 t h i s . SendPrope r t yChang ing ( ) ;
1443 t h i s . S e v e r i t y = va l u e ;
1444 t h i s . SendPrope r tyChanged ( ” S e v e r i t y ” ) ;





1450 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” i sChecked ” , DbType=”
Sma l l I n t ” ) ]
1451 p u b l i c System . Nu l l a b l e < s h o r t > i sChecked
1452 {
1453 g e t
1454 {
1455 r e t u r n t h i s . i sChecked ;
1456 }
1457 s e t
1458 {
1459 i f ( ( t h i s . i sChecked != va l u e ) )
1460 {
1461 t h i s . OnisCheckedChanging ( v a l u e ) ;
1462 t h i s . SendPrope r t yChang ing ( ) ;
1463 t h i s . i sChecked = va l u e ;
1464 t h i s . SendPrope r tyChanged ( ” i sChecked ” ) ;





1470 [ g l o b a l : : System . Data . Linq . Mapping . Co l umnAt t r i bu t e ( S t o r a g e=” AnomalyType ” , DbType=”
Sma l l I n t ” ) ]
1471 p u b l i c System . Nu l l a b l e < s h o r t > AnomalyType
1472 {
1473 g e t
1474 {
1475 r e t u r n t h i s . AnomalyType ;
1476 }
1477 s e t
1478 {
1479 i f ( ( t h i s . AnomalyType != va l u e ) )
1480 {
1481 t h i s . OnAnomalyTypeChanging ( v a l u e ) ;
1482 t h i s . SendPrope r t yChang ing ( ) ;
1483 t h i s . AnomalyType = va l u e ;
1484 t h i s . SendPrope r tyChanged ( ”AnomalyType ” ) ;





1490 [ g l o b a l : : System . Data . Linq . Mapping . A s s o c i a t i o nA t t r i b u t e (Name=” De tec t i onEven t Anoma ly ” ,
S t o r a g e=” De t e c t i o nEv e n t ” , ThisKey=” EventID ” , OtherKey=” EventID ” , I sFo r e i gnKey=
t r u e , De le t eOnNul l= t r u e , De l e t eRu l e=”CASCADE” ) ]
1491 p u b l i c De t e c t i o nEv en t De t e c t i o nEv en t
1492 {
1493 g e t
1494 {
1495 r e t u r n t h i s . D e t e c t i o nEv e n t . E n t i t y ;
1496 }
1497 s e t
1498 {
1499 De t e c t i o nEven t p r e v i o u sVa l u e = t h i s . D e t e c t i o nEv e n t . E n t i t y ;
1500 i f ( ( ( p r e v i o u sVa l u e != va l u e )
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1501 | | ( t h i s . D e t e c t i o nEv e n t . HasLoadedOrAssignedValue == f a l s e ) ) )
1502 {
1503 t h i s . SendPrope r t yChang ing ( ) ;
1504 i f ( ( p r e v i o u sVa l u e != n u l l ) )
1505 {
1506 t h i s . D e t e c t i o nEv e n t . E n t i t y = n u l l ;
1507 p r e v i o u sVa l u e . Anomal ies . Remove ( t h i s ) ;
1508 }
1509 t h i s . D e t e c t i o nEv e n t . E n t i t y = va l u e ;
1510 i f ( ( v a l u e != n u l l ) )
1511 {
1512 v a l u e . Anomal ies . Add ( t h i s ) ;
1513 t h i s . Even t ID = va l u e . EventID ;
1514 }
1515 e l s e
1516 {
1517 t h i s . Even t ID = d e f a u l t ( i n t ) ;
1518 }





1524 p u b l i c e v en t P rope r t yChang i ngEven tHand l e r P rope r t yChang i ng ;
1525
1526 p u b l i c e v en t P rope r t yChangedEven tHand l e r P rope r t yChanged ;
1527
1528 p r o t e c t e d v i r t u a l vo id SendPrope r t yChang ing ( )
1529 {
1530 i f ( ( t h i s . P r ope r t yChang i ng != n u l l ) )
1531 {




1536 p r o t e c t e d v i r t u a l vo id SendPrope r tyChanged ( S t r i n g proper tyName )
1537 {
1538 i f ( ( t h i s . P rope r tyChanged != n u l l ) )
1539 {





1545 # pragma warn ing r e s t o r e 1591
Listing 16.34: Code for the Database Conﬁguration File of the User Interface
16.15 Identity Engine - Matlab Demo Code
1 f u n c t i o n [ name , cam , frameNum , a c t i o n ] = i d e n t i t y e n g i n e ( frame , camera , xpos , ypos , h , w,
img )
2 % i n p u t = s t r u c t {
3 % i n t objID ,
4 % i n t frame ,
5 % i n t camera ,
6 % i n t xpos ,
7 % i n t ypos ,
8 % i n t h ,
9 % i n t w,
10 % image img }
11
12 p e r s i s t e n t p rev IDs ;
13 p e r s i s t e n t l as tCam ;
14 p e r s i s t e n t l a s t F r ame ;
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15 p e r s i s t e n t l a s t P o s ;
16 d e l a y = 6 ;
17
18 % r e ad image
19 f i g u r e
20 s u b p l o t ( 2 , 2 , 1 )
21 imshow ( img ) ;
22
23 % c r e a t e g r a y s c a l e image
24 g img = r gb2g r ay ( img ) ;
25 s u b p l o t ( 2 , 2 , 2 )
26 imshow ( g img ) ;
27
28 % edge d e t e c t i o n
29 edgy img = edge ( g img , ’ canny ’ ) ;
30 s u b p l o t ( 2 , 2 , 3 )
31 imshow ( edgy img ) ;
32
33 % f i n d t a r g e t a r e a
34 x = w;
35 y = h ;
36
37 min x = x ;
38 min y = y ;
39 max x = 1 ;
40 max y = 1 ;
41
42 % f i n d max and min x and y c o o r d i n a t e s
43 f o r j = 1 : y
44 f o r i = 1 : x
45 i f edgy img ( i , j ) == 1
46 i f i < min x
47 min x = i ;
48 e l s e i f i > max x
49 max x = i ;
50 end
51
52 i f j < min y
53 min y = j ;
54 e l s e i f j > max y






61 % MATLAB demo on ly
62 demo img = img ;
63
64 % f i n d o u t e r r a d i u s
65 r = ( abs ( max x−min x ) /2 + abs ( max y−min y ) / 2 ) / 2 ;
66 r o u t = 0 .69 * r ;
67 r m i d o u t = 0 .49 * r ;
68 r m i d i n = 0 .45 * r ;
69 r i n = 0 .25 * r ;
70
71 f o r i = 1 : 1 : x
72 f o r j = 1 : y
73 p = s q r t ( ( i −( x / 2 ) ) ˆ2 + ( j −( y / 2 ) ) ˆ 2 ) ;
74 i f p <= ( r o u t * 1 . 0 1 ) && p >= ( r o u t * 0 . 9 9 )
75 demo img ( i , j , 1 ) = 255 ;
76 demo img ( i , j , 2 ) = 140 ;
77 demo img ( i , j , 3 ) = 0 ;
78 e l s e i f p <= ( r m i d o u t * 1 . 0 1 ) && p >= ( r m i d o u t * 0 . 9 9 )
79 demo img ( i , j , 1 ) = 255 ;
80 demo img ( i , j , 2 ) = 140 ;
81 demo img ( i , j , 3 ) = 0 ;
82 e l s e i f p <= ( r m i d i n * 1 . 0 1 ) && p >= ( r m i d i n * 0 . 9 9 )
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83 demo img ( i , j , 1 ) = 255 ;
84 demo img ( i , j , 2 ) = 140 ;
85 demo img ( i , j , 3 ) = 0 ;
86 e l s e i f p <= ( r i n * 1 . 0 1 ) && p >= ( r i n * 0 . 9 9 )
87 demo img ( i , j , 1 ) = 255 ;
88 demo img ( i , j , 2 ) = 140 ;





94 s u b p l o t ( 2 , 2 , 4 )
95 imshow ( demo img ) ;
96
97 % ID c o l o r bands
98 % va r s f o r each band : p i x e l count , sum , avg
99 b and1 p ix = 0 ;
100 band1 sum = [ 0 , 0 , 0 ] ;
101 band1 avg = [ 0 , 0 , 0 ] ;
102
103 b and2 p ix = 0 ;
104 band2 sum = [ 0 , 0 , 0 ] ;
105 band2 avg = [ 0 , 0 , 0 ] ;
106
107 f o r j = 1 : y
108 f o r i = 1 : x
109 p = s q r t ( ( i −( x / 2 ) ) ˆ2 + ( j −( y / 2 ) ) ˆ 2 ) ;
110 % i n s i d e band 1
111 i f p <= r o u t && p >= r m i d o u t
112 b and1 p ix = band1 p ix + 1 ;
113 band1 sum ( 1 ) = band1 sum ( 1 ) + c a s t ( img ( i , j , 1 ) , ’ u i n t 3 2 ’ ) ;
114 band1 sum ( 2 ) = band1 sum ( 2 ) + c a s t ( img ( i , j , 2 ) , ’ u i n t 3 2 ’ ) ;
115 band1 sum ( 3 ) = band1 sum ( 3 ) + c a s t ( img ( i , j , 3 ) , ’ u i n t 3 2 ’ ) ;
116 % i n s i d e band 2
117 e l s e i f p <= r m i d i n && p >= r i n
118 b and2 p ix = band2 p ix + 1 ;
119 band2 sum ( 1 ) = band2 sum ( 1 ) + c a s t ( img ( i , j , 1 ) , ’ u i n t 3 2 ’ ) ;
120 band2 sum ( 2 ) = band2 sum ( 2 ) + c a s t ( img ( i , j , 2 ) , ’ u i n t 3 2 ’ ) ;





126 band1 avg ( 1 ) = c a s t ( c e i l ( band1 sum ( 1 ) / band1 p ix ) , ’ u i n t 8 ’ ) ;
127 band1 avg ( 2 ) = c a s t ( c e i l ( band1 sum ( 2 ) / band1 p ix ) , ’ u i n t 8 ’ ) ;
128 band1 avg ( 3 ) = c a s t ( c e i l ( band1 sum ( 3 ) / band1 p ix ) , ’ u i n t 8 ’ ) ;
129 band2 avg ( 1 ) = c a s t ( c e i l ( band2 sum ( 1 ) / band2 p ix ) , ’ u i n t 8 ’ ) ;
130 band2 avg ( 2 ) = c a s t ( c e i l ( band2 sum ( 2 ) / band2 p ix ) , ’ u i n t 8 ’ ) ;
131 band2 avg ( 3 ) = c a s t ( c e i l ( band2 sum ( 3 ) / band2 p ix ) , ’ u i n t 8 ’ ) ;
132
133 band1 = [ 0 , 0 , 0 ] ;
134 band2 = [ 0 , 0 , 0 ] ;
135
136 % t h e r s h o l d
137 f o r i = 1 :3
138 i f band1 avg ( i ) <= 32
139 band1 ( i ) = 0 ;
140 e l s e i f band1 avg ( i ) > 32 && band1 avg ( i ) <= 96
141 band1 ( i ) = 64 ;
142 e l s e i f band1 avg ( i ) > 96 && band1 avg ( i ) <= 160
143 band1 ( i ) = 128 ;
144 e l s e i f band1 avg ( i ) > 160 && band1 avg ( i ) <= 224
145 band1 ( i ) = 192 ;
146 e l s e i f band1 avg ( i ) > 224
147 band1 ( i ) = 255 ;
148 end
149
150 i f band2 avg ( i ) <= 32
294
151 band2 ( i ) = 0 ;
152 e l s e i f band2 avg ( i ) > 32 && band2 avg ( i ) <= 96
153 band2 ( i ) = 64 ;
154 e l s e i f band2 avg ( i ) > 96 && band2 avg ( i ) <= 160
155 band2 ( i ) = 128 ;
156 e l s e i f band2 avg ( i ) > 160 && band2 avg ( i ) <= 224
157 band2 ( i ) = 192 ;
158 e l s e i f band2 avg ( i ) > 224




163 name = s t r c a t ( dec2hex ( band1 ( 1 ) ) , dec2hex ( band1 ( 2 ) ) , dec2hex ( band1 ( 3 ) ) , dec2hex ( band2
( 1 ) ) , dec2hex ( band2 ( 2 ) ) , dec2hex ( band2 ( 3 ) ) ) ;
164 cam ( 1 ) = camera ;
165 frameNum ( 1 ) = f rame ;
166
167 p r ev = 0 ;
168 f o r i = 1 : s i z e ( p rev IDs )
169 i f s t r cmp ( name , p rev IDs ( i ) ) == 1
170 p r ev = 1 ;
171 l a s t F r ame ( i ) = f rame ;
172 l a s t P o s ( i ) = [ xpos , ypos ] ;
173 end
174 end
175 i f p r ev == 0
176 p rev IDs = [ prevIDs , c e l l s t r ( name ) ] ;
177 l a s tCam = [ las tCam , camera ] ;
178 l a s t F r ame = [ l a s tF r ame , f rame ] ;
179 l a s t P o s = [ l a s t P o s , [ xpos , ypos ] ] ;
180 end
181
182 f r am e s i z e = [ 1280 , 8 0 0 ] ;
183 % 0 = e n t e r e d no rma l l y
184 % 1 = e x i t e d no rma l l y
185 % 2 = e x i t e d abno rma l l y
186 % 3 = e n t e r e d abno rma l l y
187 i f ( xpos <= f r am e s i z e ( 1 ) * 0 . 15 | | xpos >= f r am e s i z e ( 1 ) * 0 . 8 5 ) && prev == 0
188 a c t i o n ( 1 ) = 0 ;
189 e l s e i f ( xpos >= f r am e s i z e ( 1 ) * 0 . 15 | | xpos <= f r am e s i z e ( 1 ) * 0 . 8 5 ) && prev == 0
190 a c t i o n ( 1 ) = 3 ;
191 end
192
193 f o r i = 1 : s i z e ( p rev IDs )
194 i f ( l a s t P o s ( i , 1 ) <= f r am e s i z e ( 1 ) * 0 . 15 | | l a s t P o s ( i , 1 ) >= f r am e s i z e ( 1 ) * 0 . 8 5 )
&& frame == l a s t F r ame ( i ) + de l a y
195 name = [ name , c e l l s t r ( p r ev IDs ( i ) ) ] ;
196 cam = [ cam , las tCam ( i ) ] ;
197 frameNum = [ frameNum , l a s t F r ame ( i ) ] ;
198 a c t i o n = [ a c t i o n , 1 ] ;
199 e l s e i f ( l a s t P o s ( i , 1 ) >= f r am e s i z e ( 1 ) * 0 . 15 | | l a s t P o s ( i , 1 ) <= f r am e s i z e ( 1 ) *
0 . 8 5 ) && frame == l a s t F r ame ( i ) + de l a y
200 name = [ name , c e l l s t r ( p r ev IDs ( i ) ) ] ;
201 cam = [ cam , las tCam ( i ) ] ;
202 frameNum = [ frameNum , l a s t F r ame ( i ) ] ;




Listing 16.35: Object Identiﬁcation Demo
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U-Boot SPL 2012.10 (Jan 09 2014 - 17:06:33)
SDRAM : Initializing MMR registers
SDRAM : Calibrationg PHY
SEQ.C: Preparing to start memory calibration
SEQ.C: CALIBRATION PASSED
DESIGNWARE SD/MMC: 0
U-Boot 2012.10 (Jan 09 2014 - 17:06:33)
CPU   : Altera SOCFPGA Platform
BOARD : Altera SOCFPGA Cyclone 5 Board
DRAM:  1 GiB
MMC:   DESIGNWARE SD/MMC: 0
*** Warning - bad CRC, using default environment
In:    serial
Out:   serial
Err:   serial
Net:   mii0
Warning: failed to set MAC address









## Booting kernel from Legacy Image at 00007fc0 ...
   Image Name:   Linux-3.7.0
   Image Type:   ARM Linux Kernel Image (uncompressed)
   Data Size:    2693888 Bytes = 2.6 MiB
   Load Address: 00008000
   Entry Point:  00008000
## Flattened Device Tree blob at 00000100
   Booting using the fdt blob at 0x00000100
   XIP Kernel Image ... OK
OK
   Loading Device Tree to 0fff9000, end 0fffe50f ... OK
Starting kernel ...
Basedoninfofrom,http://www.alteraforum.com/forum/showthread.php?t=41647
needtoremovethesysIDfromthedevicetreefile
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Driverscanbefoundinthelinux_altera_3.7/drivers
AlteraPIOdrivercanbefoundindrivers/gpio/alteraͲgpio
Thisisbasedonanotherdriver.
Thedriverusestheplatform_device.hlibrarywhichcanbefoundunderincludes/kernel
Documentationisat/Documentation/driverͲmodel
DriverStuff
Sunday,April27,2014 3:41AM
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Followinstructionsonhttp://rocketboards.org/foswiki/Documentation/GSRDQuartusProgrammer
GenerateQsyssystem.a.
Runtclscriptsformemoryassignments(ifnecessary,theyshouldhavealreadybeenrun)b.
runcompilerc.
CompileHardwaredesign(instructionsat
http://rocketboards.org/foswiki/Documentation/GSRDCompileHardwareDesign Ifiguredoutalot
ofthismyselfaswemademanymodifications).Itshouldjustwork.)
1.
FlashSDcardbutDONOTinsertitintodevboard2.
SetSW2DW2(FactLoad)toOFFͲ allswitchestoright3.
StartprogrammerfromQuartusII4.
Followinstructionsinug_cv_sco_dev_kit5.
FlashingFPGA
Saturday,May3,2014 3:33PM
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Memorycanbewrittentodirectlyusingmmapand/dev/mem
whenopening/dev/mem,theO_SYNCoptionmustbesettoensurewriteactuallygetstomemory
(equivtocallingsyncaftereachwriteaccordingtomanpage)
Writingtomemory
Sunday,May4,2014 12:42AM
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FPGAdoesnothaveaccesstoentireFPGADDR3memoryspace.Theh2fAXImasterstartsat0xC000
0000fromtheperspectiveoftheARM.Only28bitsofthe32bitaddressspaceofthememorycanbe
accessed,yieldingonly268.4MBor1/4oftheDDR3memoryspace.Thisisconsistentwiththeconcept
ofbridgeaddressspacesasdetailedinhttp://www.altera.com/literature/ug/ug_sopc_builder.pdf.This
shouldbeOKforussincetheamountofdatabeingstoredisrelativelylow.Thereareofcourseways
aroundthisbutthatwouldbeastepforthenextprototype.
NewNote:
Itlookslikethe0x0FFFFFFFisalimitationinQsys.Moreinvestigationisrequiredtofigureoutwhythis
isthecasebutIwillnotfocusonthisnow
HPStoFPGADDR3Notes
Friday,May9,2014 5:25PM
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christopher@seniorDesignUbuntuLTS:~/live555$openRTSPͲtͲvͲQͲFmjpgͲvideo
rtsp://192.168.11.31:554/live2.sdp>/dev/null
Openingconnectionto192.168.11.31,port554...
...remoteconnectionopened
Sendingrequest:OPTIONSrtsp://192.168.11.31:554/live2.sdpRTSP/1.0
CSeq:2
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Received152newbytesofresponsedata.
ReceivedacompleteOPTIONSresponse:
RTSP/1.0200OK
CSeq:2
Date:Thu,May22201409:56:44GMT
Public:OPTIONS,DESCRIBE,SETUP,TEARDOWN,PLAY,PAUSE,GET_PARAMETER,SET_PARAMETER
Sendingrequest:DESCRIBErtsp://192.168.11.31:554/live2.sdpRTSP/1.0
CSeq:3
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Accept:application/sdp
Received574newbytesofresponsedata.
ReceivedacompleteDESCRIBEresponse:
RTSP/1.0200OK
CSeq:3
Date:Thu,May22201409:56:44GMT
ContentͲBase:rtsp://192.168.11.31/live2.sdp/
ContentͲType:application/sdp
ContentͲLength:410
v=0
o=Ͳ 14007525725971961INIP4192.168.11.31
s=RTSP/RTPstream2fromDCSͲ2332LͲCAM1
i=live2.sdpwithv2.0
t=00
a=type:broadcast
a=control:*
a=range:npt=0Ͳ
a=xͲqtͲtextͲnam:RTSP/RTPstream2fromDCSͲ2332LͲCAM1
a=xͲqtͲtextͲinf:live2.sdp
m=video0RTP/AVP26
c=INIP40.0.0.0
b=AS:1500
a=xͲdimensions:1280,800
a=control:track1
m=audio0RTP/AVP0
QoSStatsRTSPMJPEG
Thursday,May22,2014 2:57AM
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c=INIP40.0.0.0
b=AS:64
a=control:track2
OpenedURL"rtsp://192.168.11.31:554/live2.sdp",returningaSDPdescription:
v=0
o=Ͳ 14007525725971961INIP4192.168.11.31
s=RTSP/RTPstream2fromDCSͲ2332LͲCAM1
i=live2.sdpwithv2.0
t=00
a=type:broadcast
a=control:*
a=range:npt=0Ͳ
a=xͲqtͲtextͲnam:RTSP/RTPstream2fromDCSͲ2332LͲCAM1
a=xͲqtͲtextͲinf:live2.sdp
m=video0RTP/AVP26
c=INIP40.0.0.0
b=AS:1500
a=xͲdimensions:1280,800
a=control:track1
m=audio0RTP/AVP0
c=INIP40.0.0.0
b=AS:64
a=control:track2
Createdreceiverfor"video/JPEG"subsession(clientports34692Ͳ34693)
Ignoring"audio/PCMU"subsession,becausewe'veaskedtoreceiveasinglevideosessiononly
Sendingrequest:SETUPrtsp://192.168.11.31/live2.sdp/track1RTSP/1.0
CSeq:4
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Transport:RTP/AVP/TCP;unicast;interleaved=0Ͳ1
Received179newbytesofresponsedata.
ReceivedacompleteSETUPresponse:
RTSP/1.0200OK
CSeq:4
Date:Thu,May22201409:56:44GMT
Transport:RTP/AVP/TCP;unicast;destination=192.168.11.20;source=192.168.11.31;interleaved=0Ͳ1
Session:6B8B4567
Setup"video/JPEG"subsession(clientports34692Ͳ34693)
Outputtingdatafromthe"video/JPEG"subsessionto'stdout'
Sendingrequest:PLAYrtsp://192.168.11.31/live2.sdp/RTSP/1.0
CSeq:5
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Session:6B8B4567
Range:npt=0.000Ͳ
ReceivedacompletePLAYresponse:
RTSP/1.0200OK
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CSeq:5
Date:Thu,May22201409:56:44GMT
Range:npt=0.000Ͳ
Session:6B8B4567
RTPͲInfo:url=rtsp://192.168.11.31/live2.sdp/track1;seq=57466;rtptime=
0,url=rtsp://192.168.11.31/live2.sdp/track2;seq=0;rtptime=0
Startedplayingsession
Receivingstreameddata(signalwith"killͲHUP31603"or"killͲUSR131603"toterminate)...
Gotshutdownsignal
begin_QOS_statistics
subsessionvideo/JPEG
num_packets_received15988
num_packets_lost2
elapsed_measurement_time33.000209
kBytes_received_total22824.376000
measurement_sampling_interval_ms1000
kbits_per_second_min1081.594110
kbits_per_second_ave5533.147017
kbits_per_second_max10433.606571
packet_loss_percentage_min0.000000
packet_loss_percentage_ave0.012508
packet_loss_percentage_max0.502513
inter_packet_gap_ms_min0.009000
inter_packet_gap_ms_ave2.027994
inter_packet_gap_ms_max1292.886000
end_QOS_statistics
Sendingrequest:TEARDOWNrtsp://192.168.11.31/live2.sdp/RTSP/1.0
CSeq:6
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Session:6B8B4567
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ristopher@seniorDesignUbuntuLTS:~/live555$openRTSPͲvͲtͲQrtsp://192.168.11.31:554/live1.sdp>
/dev/null
Openingconnectionto192.168.11.31,port554...
...remoteconnectionopened
Sendingrequest:OPTIONSrtsp://192.168.11.31:554/live1.sdpRTSP/1.0
CSeq:2
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Received152newbytesofresponsedata.
ReceivedacompleteOPTIONSresponse:
RTSP/1.0200OK
CSeq:2
Date:Thu,May22201411:06:23GMT
Public:OPTIONS,DESCRIBE,SETUP,TEARDOWN,PLAY,PAUSE,GET_PARAMETER,SET_PARAMETER
Sendingrequest:DESCRIBErtsp://192.168.11.31:554/live1.sdpRTSP/1.0
CSeq:3
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Accept:application/sdp
Received816newbytesofresponsedata.
ReceivedacompleteDESCRIBEresponse:
RTSP/1.0200OK
CSeq:3
Date:Thu,May22201411:06:23GMT
ContentͲBase:rtsp://192.168.11.31/live1.sdp/
ContentͲType:application/sdp
ContentͲLength:652
v=0
o=Ͳ 14007525725956861INIP4192.168.11.31
s=RTSP/RTPstream1fromDCSͲ2332LͲCAM1
i=live1.sdpwithv2.0
t=00
a=type:broadcast
a=control:*
a=range:npt=0Ͳ
a=xͲqtͲtextͲnam:RTSP/RTPstream1fromDCSͲ2332LͲCAM1
a=xͲqtͲtextͲinf:live1.sdp
m=video0RTP/AVP96
c=INIP40.0.0.0
b=AS:1500
a=rtpmap:96H264/90000
a=fmtp:96packetizationͲmode=1;profileͲlevelͲid=640028;spropͲparameterͲ
sets=Z2QAKK2EBUViuKxUdCAqKxXFYqOhAVFYrisVHQgKisVxWKjoQFRWK4rFR0ICorFcVio6ECSFITk8nyfk/k
QoSStatsRTSPH.264
Thursday,May22,2014 4:10AM
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/J8nm5s00IEkKQnJ5Pk/J/J+T5PNzZprQCgDLSpAAAAwHgAAA4QYEAABfXhAAAvrwr3vheEQjU,aO48sA==
a=control:track1
m=audio0RTP/AVP0
c=INIP40.0.0.0
b=AS:64
a=control:track2
OpenedURL"rtsp://192.168.11.31:554/live1.sdp",returningaSDPdescription:
v=0
o=Ͳ 14007525725956861INIP4192.168.11.31
s=RTSP/RTPstream1fromDCSͲ2332LͲCAM1
i=live1.sdpwithv2.0
t=00
a=type:broadcast
a=control:*
a=range:npt=0Ͳ
a=xͲqtͲtextͲnam:RTSP/RTPstream1fromDCSͲ2332LͲCAM1
a=xͲqtͲtextͲinf:live1.sdp
m=video0RTP/AVP96
c=INIP40.0.0.0
b=AS:1500
a=rtpmap:96H264/90000
a=fmtp:96packetizationͲmode=1;profileͲlevelͲid=640028;spropͲparameterͲ
sets=Z2QAKK2EBUViuKxUdCAqKxXFYqOhAVFYrisVHQgKisVxWKjoQFRWK4rFR0ICorFcVio6ECSFITk8nyfk/k
/J8nm5s00IEkKQnJ5Pk/J/J+T5PNzZprQCgDLSpAAAAwHgAAA4QYEAABfXhAAAvrwr3vheEQjU,aO48sA==
a=control:track1
m=audio0RTP/AVP0
c=INIP40.0.0.0
b=AS:64
a=control:track2
Createdreceiverfor"video/H264"subsession(clientports54318Ͳ54319)
Ignoring"audio/PCMU"subsession,becausewe'veaskedtoreceiveasinglevideosessiononly
Sendingrequest:SETUPrtsp://192.168.11.31/live1.sdp/track1RTSP/1.0
CSeq:4
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Transport:RTP/AVP/TCP;unicast;interleaved=0Ͳ1
Received179newbytesofresponsedata.
ReceivedacompleteSETUPresponse:
RTSP/1.0200OK
CSeq:4
Date:Thu,May22201411:06:23GMT
Transport:RTP/AVP/TCP;unicast;destination=192.168.11.20;source=192.168.11.31;interleaved=0Ͳ1
Session:0F18C5D3
Setup"video/H264"subsession(clientports54318Ͳ54319)
Outputtingdatafromthe"video/H264"subsessionto'stdout'
Sendingrequest:PLAYrtsp://192.168.11.31/live1.sdp/RTSP/1.0
CSeq:5
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
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Session:0F18C5D3
Range:npt=0.000Ͳ
ReceivedacompletePLAYresponse:
RTSP/1.0200OK
CSeq:5
Date:Thu,May22201411:06:23GMT
Range:npt=0.000Ͳ
Session:0F18C5D3
RTPͲInfo:url=rtsp://192.168.11.31/live1.sdp/track1;seq=57896;rtptime=
0,url=rtsp://192.168.11.31/live1.sdp/track2;seq=0;rtptime=0
Startedplayingsession
Receivingstreameddata(signalwith"killͲHUP32050"or"killͲUSR132050"toterminate)...
Gotshutdownsignal
begin_QOS_statistics
subsessionvideo/H264
num_packets_received16216
num_packets_lost1
elapsed_measurement_time54.670178
kBytes_received_total22363.859000
measurement_sampling_interval_ms1000
kbits_per_second_min470.622294
kbits_per_second_ave3272.549652
kbits_per_second_max34736.226995
packet_loss_percentage_min0.000000
packet_loss_percentage_ave0.006166
packet_loss_percentage_max0.473934
inter_packet_gap_ms_min0.008000
inter_packet_gap_ms_ave3.292083
inter_packet_gap_ms_max1791.568000
end_QOS_statistics
Sendingrequest:TEARDOWNrtsp://192.168.11.31/live1.sdp/RTSP/1.0
CSeq:6
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Session:0F18C5D3
^C
christopher@seniorDesignUbuntuLTS:~/live555$openRTSPͲvͲtͲQrtsp://192.168.11.31:554/live1.sdp>
/dev/null
Openingconnectionto192.168.11.31,port554...
...remoteconnectionopened
Sendingrequest:OPTIONSrtsp://192.168.11.31:554/live1.sdpRTSP/1.0
CSeq:2
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Received152newbytesofresponsedata.
ReceivedacompleteOPTIONSresponse:
RTSP/1.0200OK
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CSeq:2
Date:Thu,May22201411:08:12GMT
Public:OPTIONS,DESCRIBE,SETUP,TEARDOWN,PLAY,PAUSE,GET_PARAMETER,SET_PARAMETER
Sendingrequest:DESCRIBErtsp://192.168.11.31:554/live1.sdpRTSP/1.0
CSeq:3
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Accept:application/sdp
Received816newbytesofresponsedata.
ReceivedacompleteDESCRIBEresponse:
RTSP/1.0200OK
CSeq:3
Date:Thu,May22201411:08:12GMT
ContentͲBase:rtsp://192.168.11.31/live1.sdp/
ContentͲType:application/sdp
ContentͲLength:652
v=0
o=Ͳ 14007525725956861INIP4192.168.11.31
s=RTSP/RTPstream1fromDCSͲ2332LͲCAM1
i=live1.sdpwithv2.0
t=00
a=type:broadcast
a=control:*
a=range:npt=0Ͳ
a=xͲqtͲtextͲnam:RTSP/RTPstream1fromDCSͲ2332LͲCAM1
a=xͲqtͲtextͲinf:live1.sdp
m=video0RTP/AVP96
c=INIP40.0.0.0
b=AS:1500
a=rtpmap:96H264/90000
a=fmtp:96packetizationͲmode=1;profileͲlevelͲid=640028;spropͲparameterͲ
sets=Z2QAKK2EBUViuKxUdCAqKxXFYqOhAVFYrisVHQgKisVxWKjoQFRWK4rFR0ICorFcVio6ECSFITk8nyfk/k
/J8nm5s00IEkKQnJ5Pk/J/J+T5PNzZprQCgDLSpAAAAwHgAAA4QYEAABfXhAAAvrwr3vheEQjU,aO48sA==
a=control:track1
m=audio0RTP/AVP0
c=INIP40.0.0.0
b=AS:64
a=control:track2
OpenedURL"rtsp://192.168.11.31:554/live1.sdp",returningaSDPdescription:
v=0
o=Ͳ 14007525725956861INIP4192.168.11.31
s=RTSP/RTPstream1fromDCSͲ2332LͲCAM1
i=live1.sdpwithv2.0
t=00
a=type:broadcast
a=control:*
a=range:npt=0Ͳ
a=xͲqtͲtextͲnam:RTSP/RTPstream1fromDCSͲ2332LͲCAM1
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a=xͲqtͲtextͲinf:live1.sdp
m=video0RTP/AVP96
c=INIP40.0.0.0
b=AS:1500
a=rtpmap:96H264/90000
a=fmtp:96packetizationͲmode=1;profileͲlevelͲid=640028;spropͲparameterͲ
sets=Z2QAKK2EBUViuKxUdCAqKxXFYqOhAVFYrisVHQgKisVxWKjoQFRWK4rFR0ICorFcVio6ECSFITk8nyfk/k
/J8nm5s00IEkKQnJ5Pk/J/J+T5PNzZprQCgDLSpAAAAwHgAAA4QYEAABfXhAAAvrwr3vheEQjU,aO48sA==
a=control:track1
m=audio0RTP/AVP0
c=INIP40.0.0.0
b=AS:64
a=control:track2
Createdreceiverfor"video/H264"subsession(clientports54608Ͳ54609)
Ignoring"audio/PCMU"subsession,becausewe'veaskedtoreceiveasinglevideosessiononly
Sendingrequest:SETUPrtsp://192.168.11.31/live1.sdp/track1RTSP/1.0
CSeq:4
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Transport:RTP/AVP/TCP;unicast;interleaved=0Ͳ1
Received179newbytesofresponsedata.
ReceivedacompleteSETUPresponse:
RTSP/1.0200OK
CSeq:4
Date:Thu,May22201411:08:12GMT
Transport:RTP/AVP/TCP;unicast;destination=192.168.11.20;source=192.168.11.31;interleaved=0Ͳ1
Session:5524F612
Setup"video/H264"subsession(clientports54608Ͳ54609)
Outputtingdatafromthe"video/H264"subsessionto'stdout'
Sendingrequest:PLAYrtsp://192.168.11.31/live1.sdp/RTSP/1.0
CSeq:5
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Session:5524F612
Range:npt=0.000Ͳ
ReceivedacompletePLAYresponse:
RTSP/1.0200OK
CSeq:5
Date:Thu,May22201411:08:12GMT
Range:npt=0.000Ͳ
Session:5524F612
RTPͲInfo:url=rtsp://192.168.11.31/live1.sdp/track1;seq=24603;rtptime=
0,url=rtsp://192.168.11.31/live1.sdp/track2;seq=0;rtptime=0
Startedplayingsession
Receivingstreameddata(signalwith"killͲHUP32059"or"killͲUSR132059"toterminate)...
Gotshutdownsignal
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begin_QOS_statistics
subsessionvideo/H264
num_packets_received9355
num_packets_lost6
elapsed_measurement_time32.000355
kBytes_received_total12889.925000
measurement_sampling_interval_ms1000
kbits_per_second_min0.000000
kbits_per_second_ave3222.445501
kbits_per_second_max12897.314977
packet_loss_percentage_min0.000000
packet_loss_percentage_ave0.064096
packet_loss_percentage_max0.875274
inter_packet_gap_ms_min0.009000
inter_packet_gap_ms_ave3.362048
inter_packet_gap_ms_max1689.810000
end_QOS_statistics
Sendingrequest:TEARDOWNrtsp://192.168.11.31/live1.sdp/RTSP/1.0
CSeq:6
UserͲAgent:openRTSP(LIVE555StreamingMediav2011.12.23)
Session:5524F612
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